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ABSTRACT 
Continuous scaling of CMOS technology has now reached a state of evolution, therefore, 
novel device structures and new materials have been proposed for this purpose. The Screen-
Grid field Effect Transistor is introduced as a as a novel device structure that takes advantage 
of several innovative aspects of the FinFET while introducing new geometrical feature to 
improve a FET device performance. The idea is to design a FET which is as small as possible 
without down-scaling issues, at the same time satisfying optimum device performance for 
both analogue and digital applications. The analogue operation of the SGrFET shows some 
promising results which make it interesting to continue the investigation on SGrFET for 
digital applications. The SGrFET addresses some of the concerns of scaled CMOS such as 
Drain Induce Barrier Lowering and sub-threshold slope, by offering the superior short 
channel control. In this work in order to evaluate SGrFET performance, the proposed device 
compared to the classical MOSFET and provides comprehensive benchmarking with 
finFETs. Both AC and DC simulations are presented using TaurusTM and MediciTM 
simulators which are commercially available via Synopsis. Initial investigation on the novel 
device with the single gate structure is carried out. The multi-geometrical characteristic of the 
proposed device is used to reduce parasitic capacitance and increase ION/IOFF ratio to improve 
device performance in terms of switching characteristic in different circuit structures. Using 
TaurusTM AC simulation, a small signal circuit is introduced for SGrFET and evaluated using 
both extracted small signal elements from TaurusTM and Y-parameter extraction. 
The SGrFET allows for the unique behavioural characteristics of an independent-gate device. 
Different configurations of double-gate device are introduced and benchmark against the 
finFET serving as a double gate device. Five different logic circuits, the complementary and 
N-inverter, the NOR, NAND and XOR, and controllable Current Mirror circuits are 
simulated with finFET and SGrFET and their performance compared. Some digital key 
merits are extracted for both finFET and SGrFET such as power dissipation, noise margin 
and switching speed to compare the devices under the investigation performance against each 
other. It is shown that using multi-geometrical feature in SGrFET together with its multi-gate 
operation can greatly decrease the number of device needed for the logic function without 
speed degradation and it can be used as a potential candidate in mix-circuit configuration as a 
multi-gate device. The initial fabrication steps of the novel device explained together with 
some in-house fabrication process using E-Beam lithography. The fabricated SGrFET is 
characterised via electrical measurements and used in a circuit configuration.  
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1 Chapter 1: Background review and Introduction to 
Screen Grid Field Effect Transistors 
 
1.1 Perspective 
 
Metal-Oxide-Semiconductor (MOS) transistors were first described by Lilienfield in 1930 
[1], but a breakthrough of MOSFETs using silicon was not reported until 1960 [2]. Since then 
the MOS industry has expanded fast. Today integrated circuits using MOS technology are 
dominating the semiconductor industry. The main reason why industry is focusing during the 
past decades on MOS transistors is due to its simplicity of manufacture, inherent scalability 
and high possible levels of integration. The Complementary MOS (CMOS) has attracted lots 
of IC designers’ attention due to its inherit noise immunity and low static power dissipation. 
The developments in CMOS technology have reached gate lengths down to 45 nm with gate 
dielectric thickness of 1.2 nm while almost completely retaining the original MOS device 
structure. Titanium nitride (TiN) for the PFET and a TiN barrier alloyed with a work function 
tuning metal for the NFET devices are used for the gate electrode with high-k Hafnium-based 
gate dielectric and silicon for the semiconductor material as in the original MOS transistor 
structure.  
Figure  1-1 and Figure  1-2 show Moore’s law prediction chart and the variation of feature 
size/gate length during the past decades. Moore’s law states that the number of transistors per 
chip doubles every two years. This is because the transistor size (determined by the reduction 
in the gate length) has reduced massively during the last decades thanks to advances made in 
lithography, the use of ion implantation and low temperature annealing [3].  
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Figure  1-1: Moore’s law Prediction Chart – an increase in the number of transistor per chip 
over the last 40 years [4]. 
 
Figure  1-2: Variation in Transistor Feature size and Gate Length [5]. 
 
The MOS transistor dimensions have scaled down in all directions. Several techniques of 
down scaling have been proposed and some rules were defined [6, 7]. However, there does 
not exist a unique universal down scaling rule for MOS devices since not all of the MOS 
device parameters are scalable. Proper down scaling refers to a reduction in the transistor 
dimensions without losing the device performance and functionality. Therefore, as the device 
feature size gets to below the quarter micron, some physical characteristics of the device start 
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to challenge the device and circuit designer. These unwanted variations in MOSFET 
characteristics as a consequence of down scaling are called short channel effects (SCEs).  
The main objective in this thesis is to study the digital performance of the SGrFET in terms 
of its switching characteristics and compare the result with classical long gate MOSFET (as a 
single-gate device) and finFET (as a multi-gate device). This research work is mainly based 
on TCAD simulations in 2-dimensions (MediciTM) and 3-dimentions (TaurusTM) [8], device 
switching characteristics are studied using HSPICE based MediciTM circuit mode simulations. 
This thesis is organized as follows. In this chapter some basic theory on classical single-gate 
bulk MOSFET is provided followed by an introduction on finFETs with single, double or 
triple gates. The SGrFET operation and structure is also introduced in this chapter. A single 
gate MOSFET, finFET and SGrFET are simulated in Chapter 2 using both 2D and 3D device 
simulations. The results of the 2D and 3D simulations are compared in order to evaluate the 
2D simulation results in comparison with 3D. Chapter 3 describes SGrFETs as a double-gate, 
multi-geometrical device. The device performance of both a symmetric and asymmetrical 
structure is studied using AC and DC simulations. The switching characteristics of the 
SGrFET are studied in Chapter 4 using the multi-geometrical parameters of the device. The 
SGrFET performance is evaluated by benchmarking it against finFETs in a double-gate 
device configuration and for different circuits. Chapter 5 explains the fabrication steps of the 
fabricated SGrFET by INNOS Ltd. and Mir Enterprises followed by some fabrication steps to 
split the gate of the SGrFET using in-house technology. Some DC measurements and 
characterisation of the fabricated structure, related to the simulation results will be presented. 
Finally, conclusion and further work is discussed in Chapter 6.  
 
1.2 Introduction 
 
This chapter gives the background and operation principles of the MOSFET. The operation 
will be discussed for both small and large signal inputs. This background is essential in order 
to use it as a reference and compare it to the novel FET structures, namely finFET and 
Screen-Grid FET (SGrFET). This chapter also introduces the structure and basic operation 
principles of the finFET and the SGrFET. The SGrFET will be mainly compared with 
finFETs which are the more prominent devices for double-gate FET based digital 
applications.  
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1.3 Metal Oxide Semiconductor Field Effect Transistor 
 
1.3.1 Structure and Principle of Operation 
 
There are two types of MOSFETs, n- and p-type which can both be enhancement or depletion 
mode. The n-type MOSFET consists of two highly n-doped Ohmic contact regions, source 
(S) and drain (D). These two regions are isolated from the body via a grounded or reverse 
biased p-type substrate (bulk Si) (Figure  1-3). On the top surface of the bulk, between the 
S&D, is a thin oxide covered with a metal or heavily doped polycrystalline Si – the gate 
contact. The basic structure of the conventional n-type MOSFET and biasing configuration is 
shown in Figure  1-3(b).  
 
Figure  1-3: Conventional MOSFET structure 
 
As shown in Figure  1-3, a positive voltage, VGS is applied to the gate. This depletes the 
majority carriers (positively charged holes) and attacks minority carriers (negatively charged 
electrons) to the Si/SiO2 surface, providing a thin electron channel immediately under the 
gate oxide that connects S to D. The minimum gate voltage to construct a channel at the 
Si/SiO2 interface is called threshold voltage (Vth). The threshold voltage is one of the critical 
MOSFET parameters, and is dependent on contact work function difference, oxide thickness 
and the bulk doping concentration [9]: 
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 Equation  1-1 
 
Where Cox is the gate capacitance, φF is the Fermi-potential and NA is the bulk doping 
concentration and ni is the intrinsic bulk doping concentration. 
 
A positive VGS first increases the depletion region underneath the gate to its maximum value. 
Then with a further increase in VGS the minority carriers are attracted and are supplied by the 
Ohmic contact regions. The S&D regions are often identical with the same size and doping 
profile. The voltage VDS, applied across S&D, determines the drift of carriers through the 
channel. The source provides electrons and they flow towards the drain which receives 
electrons.   
The effects of very small changes of the terminal bias voltages on the drain-source current 
refer to small signal modelling which is going to explain more at the end of chapter 3 while in 
this section some of these parameters are introduced such as trans-conductance values (gm 
and gd) and sub-threshold voltage (S). These parameters are defined here only to clarify their 
definition when use these terms in the next sections of this chapter [9, 10].  
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The gate length, Lg, shown in Figure  1-3, is the distance between the Ohmic contact 
implantations and is not necessarily the same value as the poly-Si or metal gate contact due to 
implant diffusion. It can be seen from Figure  1-3 that Lg and LSD are closely coupled. In order 
not to lose control over any part of the channel between S and D, Lg needs to 
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increase/decrease with and increase/decrease of LSD.  Again, the gate length is one of the 
crucial parameters in short channel devices as will be explained later.  
1.3.2 Large Signal Modelling 
 
For digital applications where the transistor is switched from ON to OFF, large signal 
modelling is required to provide comprehensive benchmarking. The large signal investigation 
is divided into two parts: quasi- and non-quasi-static behaviour of the terminal voltage. In 
other words, if the voltage variation is slow enough such that the charge density in the new 
state is only slightly different from the previous state then the large signal modelling is quasi-
static. However, if the variation of the input leads to huge charge density variations, the 
operation is regarded as non-quasi-static.  
 
1.3.2.1 Quasi-static Operation 
 
As described above, in quasi-static mode the input bias change should be slow. In other 
words, the input voltage alterations can be implemented in small intervals. This leads to 
complicated calculations of the total charge in the different transistor operation regions, 
which are accumulation, depletion, weak inversion, moderate inversion and strong inversion 
which again can contain saturation and non-saturation regions.  
 
Strong Inversion Region 
The strong inversion region, shown on Figure  1-4, is divided into two major regions: 
saturation and triode.  In each region the total charge density is calculated. The charge 
neutrality condition can be used to calculate gate charge (QG), interface charge (Qo), 
depletion charge (QB), and inversion layer charge (QI) and in the similar way drain charge 
(QD) and source charge (QS) density (the details of the calculation can be found in Ref. [9] 
p.261-273) . The result is as follow: 
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 Equation  1-4                   
 
Where W is the width of the channel, L is the length of the channel, Vth is the threshold 
voltage, 'OXC  is the gate-channel capacitance, δ is calculated using Equation  1-4 and VSB is the 
source-substrate voltage.  
α  is the parameter defined in a way that makes the equations valid for both saturation and 
triode region: 
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 Equation  1-5 
 
With δ the slope of –Q’B/COX vs. VCB evaluated at VCB=VSB, where Q’B and VCB are the 
depletion region charge per unit area and channel-body voltage respectively; (More details of 
this calculation can be fond in [9] section 4.5.3, Derivation in strong inversion). 
By calculating QI and QB, charge neutrality helps to find QS and QD, 
 
QG + QO + QI + QB = 0 
 Equation  1-6 
      
  
 
 
 Equation  1-7 
 
Then the relationship for QD and QS are 
obtained. [9] 
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 Equation  1-9 
By substituting the appropriate expression for α in the above equations, the charge density for 
saturation and triode region can be calculated. 
 
Moderate Inversion Region 
 
Usually the charge modelling for moderate inversion is unimportant, however some 
technique was offered in [9] to calculate the charge density in order to obtain the capacitance 
expression. 
 
Weak Inversion Region 
 
Again in this part, instead of proving the related equations, the main methodology of 
calculation is described. Due to the weak inversion, the surface potential is independent of 
position in the channel. This leads to the result that the total depletion charge is equal to the 
depletion charge in a small portion of the channel multiplied by the width and the length of 
the channel. The gate charge is calculated based on the charge neutrality equation (Equation 
 1-6) and since the inversion layer charge is much smaller than depletion charge, one can 
neglect the value of QI in the neutrality equation in gate charge calculation. QI, QD and QS can 
be neglected completely in the computation of transients because in weak inversion region 
the source and the drain charging currents are dominated by the extrinsic part of the device. 
 
Depletion Region 
 
The charge density in the inversion layer in the depletion mode is equal to zero and because 
of this, the calculation formula of the depletion charge and gate charge is identical to weak 
inversion [9]. 
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Accumulation Region 
The gate charge can be calculated in the accumulation region based on the negligible small 
negative surface potential when the gate voltage is sufficiently smaller than the flat band 
voltage. Therefore the gate charge can be calculated as [9]: 
  
 
 
 Equation  1-10 
Where the oxide surface potential is defined as ψox = VGB-φMS 
Also the charge of the holes in the bulk can be calculated from the charge balance equation: 
QG + QC + QO = 0 
 
After derivation of the different charges in the MOSFET under different bias condition, one 
can use charge sheet modelling to calculate the total drain-source current valid in all region of 
inversion. The total drain-source current in the channel is caused by both drift and diffusion. 
In the strong inversion region one has drift currents more important than diffusion currents. 
Because in the strong inversion region VGS >>>VGS-VDS; therefore; more carrier are 
concentrated on the source side of the inversion layer than the drain side. This leads to a 
gradient in carrier concentration between the source and the drain and hence the motion of 
the carrier is more based on drift. While in the weak inversion region, diffusion currents is 
dominated and the drift current is negligible for thGS VV ≤ . Equation  1-10 summarised total, 
drift and diffusion currents: 
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Where tφ is the thermal voltage and sψ is the surface potential. 
In general, based on [9], the quasi-static modelling seems to fail in predicting some fine 
details of the drain current. However this might not be a concern in digital applications in 
contrast to analogue applications. Another suggestion for the quasi-static approach is splitting 
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 the device channel into several small sections. The input voltage of each section could be 
small enough to represent one quasi
Finally [9] emphasises that if the rise time is less than 20
good approximation. τo is the time it takes for the drain current to reach 98% of its maximum. 
 
Figure  1-4: Transfer characteristic Log(
(gray) inversion layer in MOSFET device. 
 
1.3.2.2 Non-quasi-
 
In [9] the non-quasi-static analysis, based on strong inversion, is discussed in order to 
simplify the calculation. Delay time is considered as one of the prominent parameters for 
digital applications. Delay has a reverse relationship to the switching speed. Based on 
inversion layer charge per unit area will be a function of position and time:
the other hand, the input voltage in digital circuits usually appears as a pulse with 
magnitude. Therefore, the device states can be defined as in 
-static model.  
τo, the quasi-static model can be a 
IDS)-VGS. Demonstration of Strong (white) and weak 
 
static Operation 
Figure  1-5. 
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Figure  1-5 is interpreted as follows: at t < 0, the device is 
along the channel is equal to the weak inversion layer charge quantity. This means that the 
charge density in the channel in the 
location along the channel. At t > 0,
the drain current increases with increasing time.   
The delay time refers to the time that is required for an electron to move along the channel 
from source to drain after applying the input voltag
drain end is equal to zero since the electrons have not yet reached the drain, therefore there is 
no current flow in this space during this time interval. But after t > delay time, the charge at 
the drain end is increasing as a function of channel length and carrier velocity. However, it is 
important to notice that the channel would not get to the steady
The current would reach 98% of its maximum at 
DS
o
V
L
µ
τ
2
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Where µ is the mobility of the carriers and 
the effective electric field (the field parallel to current flow). Therefore, this delay time can be 
reduced by a reduction in the source to drain distance (
length (Lg). However decreasing the gate length leads to some advanced MOSFET issues 
which are briefed in the following section. Moreover, delay time can be reduced by an 
-quasi static operation based on a step input [3]. 
OFF, therefore the charge density 
OFF region is very close to zero and is just a function of 
 immediately after increasing the gate voltage to V volt, 
 
e. While t < delay time; the charge in the 
-state within the delay time. 
[9]: 
VDS is the source to drain voltage which increases 
LSD) and hence a decrease in gate 
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Equation  1-12 
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increase in the carrier mobility. Carrier mobility depends on various parameters, such as 
semiconductor material, impurity concentration and temperature. Also a constant collision of 
the carriers to the oxide-semiconductor interface in the inversion layer reduces the carrier 
mobility considerably. Therefore, devices operating based on the degree of depletion such as 
in a MESFET (metal semiconductor field effect transistor) [11] offer higher levels of 
mobility than inversion based devices. 
 
1.3.3 MOSFET Short Channel Issues 
 
1.3.3.1 Channel Length Modulation 
 
Channel Length Modulation (CLM) is considered a SCE in small gate length devices. CLM 
happens under high VDS. At VDS > VGS-Vth , (Vth is the threshold voltage) the channel at the 
drain side is pinched off and increasing VDS further, increases the depletion width between 
the inversion layer and the drain. This effectively shortens the channel and thus the effective 
gate length. This is presented in the Figure  1-6. As the current is inversely proportional to the 
gate length this leads to an increasing current flow and decreasing output resistance. The 
current flowing through this depletion region is space charge limited current [12]. The 
amplitude is determined by the amount of carriers that flow into the channel from the source 
contact. This is controlled by the gate voltage.  
 
 
 
 
 
 
 
 
Figure  1-6: CLM Schematic in Conventional MOSFET- solid line (ideal I-V curve), dash line 
(CLM effect) 
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1.3.3.2 Drain Induced Barrier Lowering 
 
Drain Induced Barrier Lowering (DIBL) is caused by the influence of the drain voltage on 
source-channel region when the S-D distance is small. In the weak inversion regime, as the 
drain voltage increases the depletion region between the drain area and body is increased and 
extended under the gate area. This extension of the drain depletion region reaches the source-
channel depletion area. This merging of the drain and the source depletion areas lower the 
potential barrier between the source and the channel. Therefore the lowering in the source-
channel barrier is introduced by the drain voltage rather than the gate electrode. DIBL is not 
happening in a long channel MOSFET as the depletion region extension of the drain area 
does not reach the source depletion region.  
 
 
 
 
 
 
 
 
 
 
Figure  1-7: DIBL Schematic in Conventional MOSFET - ∆Vth shows the threshold voltage 
variation as a function of VDS due to DIBL. 
 
1.3.3.3 Punch Through 
 
The ultimate case of CLM is Punch Through. When the depletion regions around the drain 
and source reach each other, the field under the gate become strongly dependent on drain 
voltage and consequently drains current. This means that the gate loses the control over the 
channel. Hence increasing the drain voltage increases the drain current rapidly. This effect is 
undesirable as it increases the output conductance and limits the maximum operating voltage 
of the device.  
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Figure  1-8: Punch-through Schematic in Conventional MOSFET –Ideal I-V curve (solid 
line), CLM effect on I-V (dash line), Punch Through effect on I-V (dot line) 
1.3.3.4 Avalanche Breakdown and Parasitic Bipolar Action 
 
As the electric field in the channel increases, avalanche breakdown (AB) occurs across the 
drain-body p-n junction which increases the current in the junction. Also parasitic bipolar 
action (PBA) takes place which means that the holes that are generated in the avalanche 
breakdown process travel towards the source and forward bias the source-substrate p-n 
junction. This leads to electron drift to the substrate underneath the inversion layer. These 
electrons travel their way along the inversion layer and arrive at the drain. They produce 
more electron-hole pairs through avalanche multiplication. The positive feedback between 
these two phenomena (AB & PBA) ends up with breakdown at lower drain voltages. 
Obviously, again, the small devices are more vulnerable to drain voltage breakdown. 
 
 
 
 
 
 
 
 
 
 
Figure  1-9: Avalanche Breakdown effect on I-V curve 
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1.3.3.5 Field Dependent Mobility 
 
As shown in Figure  1-10, in conventional planar MOSFETs, the inversion channel is formed 
at the silicon dioxide (SiO2) interface. Since the SiO2 layer is rough the mobility in the 
inversion layer is distinctly lower than in bulk material. This is due to the fact that electrons 
collide at the oxide interface (interface roughness scattering) due to the combined 
longitudinal and perpendicular electric field that they feel. This fact is even more pronounced 
in small scaled devices as the electric field gradients are larger. As a consequence, the 
mobility is strongly dependent on electric field and the bulk mobility is replaced by the Field 
Dependent Mobility (FDM). If a channel can be made separate from the oxide interface, the 
surface roughness scattering would be reduced and the mobility will tend to its bulk value. 
Figure  1-10: Field Dependent Mobility Schematic in Conventional MOSFET–Ideal I-V curve 
(solid line), FDM effect on I-V (dash line) 
 
1.3.3.6 Scaling laws 
 
The dimensions of the MOSFET have changed dramatically during the last decade. In 1970, 
the minimum gate length of the MOSFET was 10µm, whilst it reduced to 0.15µm by 2000, 
resulting in a 32.8% reduction per year. In general scaling the gate length of the MOSFET 
must go hand in hand with scaling the other geometrical parameters in order to maintain the 
electrical integrity of the device.  Scaling rules for all MOSFET parameters have been 
proposed by [9] and are given in Table  1-1. Different approaches have been considered. 
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Table  1-1: Constant field scaling – K is the scaling factor [9] 
Quantity Generalized scaling 
W, L, tox 1 / K 
Area 1 / K2 
NA K
2
 
VT 1 / K 
Packaging Density K2 
Bias current 1 / K 
Power dissipation per unit of chip area 1 / K2 
Power dissipation for a given circuit 1 
Capacitance, C 1 / K 
Capacitances per unit area, C’ K 
Charges, Q 1 / K2 
Charges per unit area, Q’ 1 
Electric field intensity 1 
Body effect coefficient, γ 1 K/1  
Transient transit time, τ  1 / K 
Transistor power-delay product2 1 / K3 
 
1.3.3.7 Fabrication Limitation  
 
Notwithstanding the advances in fabrication equipment which together with scaling 
innovations provide the possibility to continue down scaling to the sub-micron region, still 
some degradation in device performance and functionalities occurs.   
Based on the scaling law summarized in Table  1-1, gate oxide thickness needs to decrease by 
1/k if the other MOS dimensions reduce by the same factor in order to maintain/increase the 
gate control over the carrier motion in the channel. This reduction in gate-oxide dielectric 
effectively increases the gate capacitance and allows more tunnelling current to flow between 
                                                 
1
ox
dep
C
C
=γ , where Cdep is the depletion region capacitance and Cox is the oxide capacitance. 
2 Or switching energy, 
g
g
s
C
Q
E
2
2
=  where Cg is the gate capacitance and Qg is the gate charge.   
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gate electrode and silicon channel (body). This gate leakage current results in power 
dissipation in the device. To reduce this power dissipation and as suggested in Table  1-1, the 
biasing voltage and therefore threshold voltage, Vth should be scaled by the same factor. 
Reduction in threshold voltage without improvements in sub-threshold slope of the MOS 
device leads to a large increase in OFF current. An increase in OFF current can increase the 
static power dissipation and cause damage, particularly in digital circuits. Figure  1-11 shows 
some industrial data of Vth, VDD (=VDS supply voltage) and tox (gate dielectric) scaling as a 
function of gate length. The figure shows that industry stop scaling gate dielectric in a linear 
relationship with gate length scaling (tox shown by green marks are not down scaled with the 
same trend as Vth and Vdd).  
 
 
Figure  1-11: Industrial data from 2002 on the variation of gate dielectric thickness (tox), 
threshold voltage (Vth) and supply voltage (VDD=VDS) as a function of gate length in a MOS 
transistor [13]. 
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1.4 Novel Technologies to minimize the Down Scaling 
Issues 
 
As explained in the previous section, down scaling in the MOS transistor degrades the MOS 
transistor performance and functionality such as an increase in OFF current with fixed sub 
threshold slope, ON current leakage due to a reduction in oxide dielectric thickness and 
threshold voltage variation due to short channel effects. 
To combat some short channel issues such as DIBL and punch-through, the depletion region 
(shown on Figure 1-7 and Figure 1-8) have to be sufficiently small. This can be done by 
increasing the substrate doping concentration which results in a higher value for threshold 
voltage (Equation  1-1) and therefore it is difficult to turn the device fully on. The high doping 
concentration of the substrate is generally solved by reduction in gate dielectric thickness to 
reduce the magnitude of threshold voltage. But the high level of doping concentration 
degrades the device performance by decreasing mobility (shown in Figure  1-10) and junction 
capacitances [14, 15]. 
Gate dielectric thickness has to decrease by the same scale as the MOS transistor down 
scaling factor (shown in Table  1-1). However, this reduction in the gate dielectric results in an 
increase the gate leakage current. Therefore, several material innovations have been 
suggested such as high-k gate dielectrics. These material such as Al2O3 (k~10), HfO2/ZrO2 
(k~25), La2O3 (k~27) and TiO2 (k~50) solve the carrier direct tunnelling by increasing the 
gate capacitance and creating a larger tunnelling barrier and hence lower gate current [16]. 
Intel and IBM both introduced new high-k dielectric which is matched with metallic gate 
contact for both N- and P- time MOSFET[8].  
Substrate leakage currents have been eliminated successfully by silicon-on-insulator (SOI) 
substrates. The SOI MOS transistor is fabricated in a thin silicon film above a thick silicon 
oxide layer – buried oxide layer (BOX). Hence, the source and the drain areas are terminated 
by the BOX instead of silicon. Therefore, the thick, lower dielectric constant of the BOX 
reduces the source and drain junction capacitance. A reduction in the drain/source 
capacitance has a considerable influence on the device digital performance in terms of 
switching and delay. In order for SOI technology to perform best, it requires a very thin 
silicon layer on top of the BOX. If the silicon film on top of the BOX is not fully depleted the 
device will be known as partially-depleted SOI (PD-SOI). In the PD-SOI device the lower 
part of the Si body is initially neutral and isolated from the substrate. Under applied bias, this 
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region can collect charges due to impact ionisation which affect the device performance by 
altering the threshold voltage. The density of these charges depends on the transient state of 
the device and hence the threshold voltage fluctuates dependent on operation region. This is 
known as the floating body effect [17]. Therefore, by making the silicon film where the 
device is fabricated thin, a fully-depleted SOI (FD-SOI) device can be achieved. This 
approach allows to increase the device performance as a result of elimination of floating body 
effect. However, FD-SOI devices are very difficult to fabricate. Keeping the layer thickness 
and doping profile uniform are the challenges of FD-SOI devices. A variation in film 
thickness or doping profile causes alterations in the value of the threshold voltage. Therefore, 
to adjust the threshold voltage, other device parameters such as gate dielectric thickness, 
BOX thickness and gate electrode material need to be modified accordingly. 
 
Another major change to improve the MOS device performance is by transforming from poly 
silicon to metallic gate material. The choice of the gate material is important in terms of 
power dissipation and transistor switching speed [5]. Highly doped PolySi gate contacts are 
used traditionally because this allows easy self-alignment processes. Notwithstanding the fact 
that polySi is heavily doped, it has a higher resistance than a metal thus this has an impact on 
the maximum oscillation frequency of the MOSFET. Moreover polySi remains a 
semiconductor thus this means that polySi depletion can occur and this changes the threshold 
voltage. Therefore the use of a metal gate is considered. A metal gate and self-alignment is 
difficult and industry has developed gate replacement processes for this. The high-k dielectric 
approach also only works well with metal gate because of the problem with interface states. 
 
Apart from the change in gate electrode and gate dielectric materials, new materials have 
been introduced. Strained silicon together with SOI technology (sSOI) has become popular as 
it combines the carrier transport advantages of strained Si with the reduced capacitance and 
improved scalability of thin film SOI [18] where silicon substrate is placed over the Silicon 
Germanium substrate (SiGe). SiGe atoms strain the silicon atoms and this allows the 
electrons to move 70 percent faster, resulting in sSOI devices’ performance increases and 
reduced power consumption. 
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1.5 Fin-Field Effect Transistor (finFET) 
 
As the gate length of MOS devices shrinks down into the nano-scale, it became apparent that 
a single gate MOS device is not maintaining its integrity and its performance degrades. 
Therefore some other possibilities such as non-planar and multi-gate device structures have 
been proposed to deal with the short channel limitations. In 1998, Hisamoto et al. introduced 
the finFET and demonstrated a process that yielded n-channel devices with promising 
performance and scalability [19]. The finFET is one of the most promising multi-gate FETs 
with clear superior characteristics to the other single gate FET structures. A great deal of 
literature is available regarding the physical and electrical characteristic of this device. Most 
references use finFETs as a single gate device and less literature has been published 
regarding the finFET’s performance in independent-gate mode for digital circuits. In this 
section a brief overview of the finFET structure and operation is provided. The main focus is 
on the multi-gate FET structure that will be used in the following chapters for benchmarking.  
 
The basic 3D structure of the finFET is shown in Figure  1-12. SOI technology is used for this 
device to ensure that the device’s active regions are ultra thin and are removed from the bulk. 
The thin fin is made in the silicon body of the SOI and stands perpendicular to the buried 
oxide (BOX) surface. In the finFET, the silicon fin acts as the channel. The fin terminates on 
each side at the source and drain. The gate is wrapped around the fin and separated by the 
gate oxide. The gate contract uses a metal or poly silicon. The top gate impact is reduced by 
introducing a silicon nitride (Si3N4) layer between the gate oxide and gate contact. Current 
flows parallel to wafer surface. The critical device dimensions are shown on Figure  1-12(c).  
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(a) 
  
       (b)      (c) 
 
Figure  1-12: finFET schematic (a) 3D (b) 2D-Side view (b) 2D-Top cross section through 
channel.  
Table  1-2: FinFET geometrical parameters and description 
Parameter Description 
LSD The source to drain distance 
hfin The thickness of the silicon fin 
Wfin The width of a single fin 
Lg The geometrical gate length 
tox The gate oxide thickness 
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Table  1-2 gives the list of prominent geometrical device parameters. The finFET doping 
profile is similar to conventional MOSFETs with the source and drain areas highly doped and 
a low doping profile for the channel area. There is an optimal relationship between fin width, 
gate length and fin height for finFET to get nearly ideal device performance such as low 
leakage currents, DIBL and sub-threshold slope. The relationships are defined as [20, 21]: 
 
Wfin < 0.5×Lg – 0.6×tox         
Wfin > 2×hfin 
 Equation  1-13 
                                                                                                  
The relationship between the finFET’s dimensions puts a constraint on its fabrication. Unlike 
MOSFETs, it is not possible to increase the level of the current by an increase in the fin 
height. Therefore, to obtain higher current densities in finFETs a parallel connection of fins 
can be made as an increase in fin height is restricted (lose of gate control and increased 
parasitic capacitances are associated to increased fin height).  
In terms of device simulation, it will be shown in the next chapters that only the part of the 
channel under the gate electrodes is simulated and hence in all of the 2D and 3D finFET 
simulations Lg=LSD in order to save mesh nodes.  
 
The main advantages of the finFET compared to the traditional MOSFET are: 
 
• Scalability (control of leakage currents and DIBL) [22] 
• lower gate leakage current [23] 
• Layout similarity to planar conventional MOSFET [24] 
• 2 channels can exist in 1 fin. 
 
Since in the finFET structure the gate surrounds at least two sides of the channel closely, the 
control of the gate over the conduction is maintained down to much smaller source-drain 
distances. Dependent on the thickness of the Si3N4 and the SiO2, the finFET could act as a 
one, two or triple gate device on a single fin. This is shown in the Figure  1-13. 
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Figure  1-13: Cut through the fin shows the single, double and triple gate structure (taken from 
[27]) 
 
As shown in Figure  1-13, a finFET with thick oxide layer at the sides and a thin one at the top 
of the fin serves as a single gate device since the control of the gate electrode on the top of 
the fin increases in comparison with gate contacts on the sides.  Moreover a finFET with a 
thick Si3N4 layer at the top of the SiO2 and thin side SiO2 around the silicon fin acts as a 
double gate and finally without Si3N4 and with equally thin SiO2 surrounding the fin the 
device is used as a triple-gate device. It is important to note that here, single, double and 
triple gates only represent the number of the created inversion layers in a fin and fabrication 
of independently driven double or triple gate finFET require more complicated fabrication 
techniques. There are other multi-gate structures similar in concept to finFET such as Gate-
all-Around FETs (see Figure  1-14) where the gate electrode surrounds the fin channel on all 
sides [25]. However this approach prevents independent gate control that is available in 
finFETs with double or triple gates (Tri-FET). Although finFETs are seen as the next 
generation MOSFETs the need for a very narrow fin causes some limitations on finFET 
fabrication. Therefore, research is still continuing on both the novel techniques/equipment 
and the MOS transistor structure in order to eliminate the SCEs and improve performance. 
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(a)                                                            (b) 
 
                                      (c)                                                            (d)  
 
(f) 
Figure  1-14: Multi-gate Structure of  (a) Planar double-gate MOSFET (b) quasi double-gate 
MOSFET (c) double-gate finFET (d) Tri-gate FET (d) Gate-all-around FET 
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1.6 Screen-Grid Field Effect Transistor (SGrFET) 
 
A Field Effect Transistor (FET) structure with a novel gate configuration – the screen grid 
FET (SGrFET) – has been proposed [5, 26] and the analogue characteristics of a symmetrical 
device studied in detail in [5]. As discussed earlier, most of the short channel effects such as 
DIBL emerge when reducing the gate length as the drain voltage reaches the source area and 
takes over the control of the channel from the gate. Therefore, the SGrFET idea originated 
from this concept of screening the drain side of the channel from the source by introducing a 
second gate row as the screening grid. The basic device concept can be explained by a two-
grid vacuum tube which is shown in Figure 1-15 (c). The fourth terminal, called screen-grid 
in the tetrode, is added to the three-terminal triode to reduce the Miller effect between the 
control grid and anode. In normal operation of the tetrode, the screen-grid is connected to a 
positive voltage and bypassed to the cathode with a capacitor. The tretrode structure with two 
grids reduces the parasitic input capacitance with a factor of 100.  
In the proposed SGrFET the second row close to the drain area has the screening 
functionality. The second gate row in the vicinity of the drain area (show on Figure 1-15(b) 
with G5 to G8) shields the effect of the drain voltage from the source-channel area which 
leads to an improvement in some short channel effects such as DIBL or punch through 
(Figure 1-7 and Figure 1-8). The other figure of merit in SGrFETs is its multi-geometrical 
parameter set.  
Table 1-3 lists several important device parameters that can be manipulated for device/circuit 
optimisation. Many of them are also shown in Figure  1-15. The source to drain distance is 
decoupled from the geometrical gate length. Therefore the distance between the gate 
electrodes and the source to drain area can be adjusted in order to improve the gate-junction 
capacitance. Also the device can be used as an asymmetric structure with different gate 
cylinder diameters or oxide thicknesses. The separate gate cylinders in SGrFETs offer an 
ideal set of geometrical parameters for multi-gate device operation where each two gate 
fingers in one row can represent a single input.  
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                             (b)                                                                                       (c) 
Figure  1-15: Schematic configuration of a symmetrical SGrFET with two gating rows. In this 
illustration, the top gate contact connects all gate cylinders. 
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Table  1-3: SGrFET parameters and definitions. 
Parameter Description 
LSD The source to drain distance 
W The actual width of the device 
Weff The effective width of a unit cell 
Liner The distance between two gate cylinder in two row 
Lo The diameter of a gate cylinder 
LGD The distance between the drain side gate row and the drain area 
tox The gate oxide thickness 
 
The SGrFET is fabricated using SOI technology. The top gate is extended through gate 
fingers inside the field oxide and silicon nitride insulator into the silicon channel 
perpendicular to the current flow.  It was discussed that in FD-SOI devices that a very thin 
silicon film is required to deplete the silicon channel completely to avoid the floating body 
effect. This means that the thickness of the thin silicon film has to be smaller than the 
depletion width produced by the top gate. Therefore, there is a limitation in the thickness of 
silicon film in FD-SOI MOS transistors. However, this problem is removed in SGrFETs by 
introducing the gate cylinders embedded inside the silicon channel down to the BOX area. E-
beam lithography can be used to define the gate cylinders and the gate oxide is grown using 
thermal oxidation of the holes’ side walls. The full fabrication was explained in [5]. Similar 
to finFETs, a thick insulator layer on top of the Silicon channel reduces the impact of the top 
gate. The choice of the gate metal controls the threshold voltage and therefore the device can 
work both in enhancement and depletion mode.  
 
1.6.1 Principle of Operation 
 
Unlike conventional MOSFETs or finFETs, in SGrFETs the doping type of the source/drain 
is identical to channel area. The doping profile of the channel is kept low (un-doped) and the 
source and the drain areas are highly doped.  Therefore the device works more like MESFET 
with a MOS contact rather than a Schottky contact defined for the gate. The device switches 
OFF and ON when reverse and forward biasing the gate, respectively. Figure  1-16 shows the 
basic principle of operation of a single-gate and a double-gate SGrFET using a 2D 
simulation. A simplified top view structure of the SGrFET – a unit cell – is simulated with 
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the channel region and two gate rows between the source and the drain areas. The threshold 
voltage of the single-gate device is Vth=0.4V and for the double-gate device is Vth=0.3V at 
VDS=0.01V.The depletion region as a function of gate voltage is demonstrated in Figure  1-16. 
The single-gate SGrFET is at its complete OFF state when the two depletion regions, shown 
by the shaded area, generated by two corresponding gate electrodes in one row reach each 
other. As shown in Figure  1-16 the device switches around threshold voltage.  
 
 
(a) 
 
(b) 
Figure  1-16: Depletion region (grey area) expansion as a function of gate voltage (a) Single-
gate device with Vth=0.4V (b) double gate device with Vth=0.3V and VGSi is the gate row in 
the vicinity of the drain area - VDS=0.01V and VGS= 1.5V (on the gate row in the vicinity of 
the source area) 
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In the double-gate SGrFET, the second gate row (VGSi=the gate row close to the drain area) 
controls the level of the current flow. Figure  1-17 shows the level of the electron current as a 
function of gate voltage. The current through the device is determined by the density of 
majority carriers in the channel. The single gate device is completely OFF when gate voltage 
is less than threshold voltage (VGS (=VGSi) < Vth) at VGS =VGSi=0V and completely ON when 
gate voltage is more than the threshold voltage (VGS (=VGSi) > Vth) at VGS =VGSi=0.5V while 
half of the double gate device is ON when VGS=0.5V and VGSi=0V. This means that the 
double gate device still can be functional although half of the device is in complete OFF 
state. Also in double gate device, the number of the carrier in the source side of the channel is 
higher than that in the single-gate device (Figure  1-17 (b)). The excess of the carriers in the 
source side of the channel in double-gate device is due to the additional carriers pushed away 
by VGSi gate row from depleted area (the drain side of the channel) to the source side of the 
channel. Therefore the current flowing through the double gate device when half of the 
device is in OFF state is similar to the space charge limited current in conventional MOSFET 
when the drain voltage is high.  
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(a) 
 
  
(b) 
Figure  1-17: (a) Depletion region extension in single and double gate device as a function of 
gate voltage, (b) the total current and electron concentration as function of gate voltage - 
drain side gate row (VGSi)   
 
1.6.2 Band Bending Diagram 
 
Double-gate MOSFET and finFET can be served as asymmetrical device structure in terms of 
asymmetric gate oxide thickness or gate work function material[27, 28]. Similar to double-
gated MOSFETs or finFETs, SGrFETs can be used in symmetrical and asymmetrical device 
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structure. We will study the device characteristics of symmetrical and asymmetrical 
configurations and their applications to improve device performance [29]. For a symmetrical 
double-gate MOSFET (shown on Figure  1-14(a)) or finFET (shown on Figure  1-14(c)) with 
equal gate oxide thickness and gate work function and sufficiently thin or low doped silicon 
channel, the depletion width region may contact each other in the middle of the silicon 
channel. The same principle applies to SGrFETs. If the effective width (Weff) of the SGrFET 
is smaller than the sum of depletion depth of two corresponded gate cylinders in one row, 
then the SGrFET will be fully depleted at zero bias. This depletion region is fully controlled 
by the gate voltage. The same band bending equation across the silicon channel in a double-
gate MOSFETs can be used for SGrFETs [30]: 
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 Equation  1-14 
The Equation  1-14 describes the solution of potential profile across the silicon channel for 
SGrFETs with symmetrical device structure where oψ is the potential in the centre of the 
silicon channel between two gate cylinders in a row on the both sides of the channel, KT/q is 
the thermal voltage, ni is the intrinsic carrier concentration, εsi is the silicon permittivity and x 
defines in the range of 0 < x < Weff/2[31]. However, the main difference between double-gate 
MOSFET and SGrFET (finFET) is that the distance between two gate electrodes in double-
gate MOSFET is larger than that in the SGrFET (finFET). Therefore the potential profile 
does not reach equilibrium3 at any point in the silicon channel for SGrFETs as shown in  
Figure  1-18.  
Figure  1-18 gives the energy band diagram calculated using TaurusTM. Due to relatively 
thicker body in a symmetrical double-gate MOSFET, there exists a zero-field region in the 
middle of the silicon channel between two gate electrodes.  
The analytical solution for the potential profile for an asymmetrical double-gate FET devices 
in terms of gate oxide thickness or gate work-function becomes quite complex as [30]: 
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3 Refer to the area in the channel with zero electric field (no change in the potential profile) 
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Where, xo is a point in the silicon channel which is used as a boundary condition and Eo is 
related to the definition of the electric field at xo because in asymmetrical double-gate FET 
structures there is no zero field region in the silicon channel [30].   
 
 
(a)                           (a)                               (c) 
  
 
 
 
 
 
 
 
 
 
 
(b) 
 
Figure  1-18: TaurusTM simulation of potential profile for a symmetrical single gate SGrFET 
at different gate voltages (a) VGS=-0.5V (b) VGS=0V (c) VGS=1.5V (f) the area of measurement 
on the device. 
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1.7 Conclusion and Comparison between SGrFET, 
finFET and MOSFET 
 
In this section a comparison between the SGrFET, finFET and MOSFET will be given based 
on their principle of operation and some results from [5]. In all the comparisons the critical 
dimensions for the three devices are equal. In [5] the width of all devices under investigation 
are assumed to be equal while in this research the effective width of the SGrFET is set to be 
equal to the actual width of the MOSFET and finFET (Weff-SGrFER=WfinFET=WMOSFET).  Figure 
 1-19 presents the schematic cross sections of the MOSFET, finFET and SGrFET to help 
explain the differences between the devices. The comparison between devices are itemised as 
follow: 
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Figure  1-19: Side (left) and top (right) cross section of  (a) SGrFET (b) finFET (c) MOSFET 
with the following colour coding: FOX4 and gate oxide ( ), gate electrode ( ), Si 
channel ( ), BOX5 ( ) and substrate ( ) , electric field direction ( , & ) 
and current flow ( ) 
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1) As one can see finFETs are functioning in a way similar to the conventional 
MOSFETs by inverting the channel under the oxide on both sides of the fin. 
Therefore, the carriers move along the inversion layer/oxide interface. This carrier 
flow undergoes interface roughness scattering giving reduced carrier mobility. The 
SGrFET is working based on the degree of depletion of the carriers in the pre-formed 
channel and the density of the carriers is controlled by the two gate cylinders at the 
sides of the channel. Thus the current flows in the path defined by depletion region 
boundaries between the gate cylinders from source to drain. This makes the carriers 
flow away from the oxide and thus these carriers do undergo interface roughness 
scattering which leads to higher mobility. Hence the mobility of the carriers in the 
SGrFET is expected to be higher than the finFET. Therefore, SGrFETs can effectively 
reduce the field dependent mobility reduction in short channel devices (Figure  1-10). 
However, in finFETs two channels are generated (Figure  1-12b) and thus give a higher 
current drive. The reduced scattering in SGrFETs will lead to reduced noise.  
2) An increase in current drive in finFETs is obtained via a parallel connection of fins 
that have to be placed a certain distance apart for fabrication (imposed by lithographic 
resolution and pitch) and stray capacitance issues. In MOSFETs the current increases 
by increasing the width of the device. For the SGrFET an increase in current drive is 
obtained from an increase of the area of the mesa together with an increase of number 
of gating holes in each row (see Figure  1-20) – obtained via an increase in unit cells. 
Moreover, 3D TCAD6 of SGrFETs shows that due to the gate cylinders going from 
top to bottom of the Si body, there is no electrical limit on the thickness of the Si body 
on SOI and thus the current can be increased by increasing the height of the channel7.    
 
Figure  1-20: A simplified cartoon of left) a 5-fin finFET, right) a SGrFET. Both devices are 
defined on SOI. Note the absence of channel etching in the SGrFET. 
                                                 
6 By P.W. Ding 
7 This is acceptable for DC operation in AC the capacitive effect of increased gate cylinders needs to be taken 
into account. 
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3) The fabrication technology of the very narrow fins for the finFETs is based on side 
wall spacer technology. This is easy and CMOS compatible. Obtaining vertical fin 
sidewalls however is very complex. The fabrication of the gating holes in SGrFETs 
has to be done using e-beam lithography or soft imprinting lithography, both non-
CMOS compatible process steps. A multi gate device can be fabricated using e-beam 
lithography to split the gates. An asymmetric device structure is also possible to 
fabricate using different gate cylinder diameter (Lo) or oxide thickness. Different gate 
diameter or even shape is possible using e-beam lithography and different gate 
cylinder device thickness is achieved using sacrifice oxide and RIE8 followed by wet 
etch [28].  
 
4) The multi-gate functionality for the finFET and the SGrFET are similar. In the 
finFET, a different voltage can be applied on the two gate contacts at each side of the 
fin using a single fin as a double gate device and allows the fabrication of mixers and 
logic [32]. For the SGrFET, in a unit cell of the device, the gate contacts on top can be 
split in two or four parts. In the double gate device configuration, one contact covers 
the gate cylinders row near the source and one those near the drain. This configuration 
will allow a single SGrFET device to be used to build logic (NAND) and mixing 
applications. Also four gate cylinders can be used for four different inputs in a single 
unit of the device. This configuration allows a single unit cell of the device to serve as 
XOR logic. We will show in the next chapters that the short comes of gate control 
over the carrier motion when four different voltages are used in the four gate 
terminals of the device can be solved by an increase in the number of unit cell. Also it 
will be shown that an increase in the number of the unit cell in SGrFETs is more 
effective in terms of device switching in a logic gate circuit than an increase in the 
number of fins in finFETs [33].  
 
5) The SGrFET can be used as a symmetric or asymmetric device structure. Similar to 
finFETs and double-gate MOSFETs, SGrFETs can be asymmetric in terms of 
different gate-oxide thickness or gate work function. In addition to this, SGrFETs 
have an extra geometrical feature such as gate diameter which does not have an 
                                                 
8 Reactive Ion Etch 
56 
 
analog in MOSFETs or finFETs. This extra geometrical parameter enables the device 
to improve its performance in terms of gate-junction capacitance and power 
dissipation by adjusting gate diameter [29]. 
 
6) In down scaling issues, since there is no relationship between source-drain distance 
and the gating action (gate length) in SGrFET, short channel effects such as DIBL, 
threshold voltage roll off and sub-threshold voltage degradation are kept under control 
[26].The results are given in Figure  1-21. The real advantage of the SGrFET for 
analogue applications lies in the fact that voltage gain is retained with downscaling9. 
This feature of SGrFETs is due to the drain-side row gate cylinders which are located 
between the source side gate-cylinders and the drain area. This row effectively shields 
the impact of the drain voltage on source-channel junction.  
 
In Figure  1-21 an overview of the analogue benchmarking between the different devices 
is given in [5]. 
 
 
 
 
 
 
 
 
 
 
                                                 
9 PhD thesis P.W. Ding 
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(a)                                                              (b) 
 
 
  
                                   (c)                                                                          (d) 
Figure  1-21: TaurusTM Simulations of SGrFET, finFET and SOI MOSFET performance as a 
source to drain distance (LSD), the graphs extracted from [26] (a) DIBL (b) Sub-threshold 
slope (S) (c) Barrier Lowering (d) Threshold voltage (Vth) at VDS = 0.1V 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
58 
 
2 CHAPTER 2: 2D and 3D TCAD Simulation of 
MOSFET, finFET and Screen Grid Field Effect 
Transistor (SGrFET) 
 
Computer simulations are an essential tool for semiconductor process and device research 
and development, but to use a simulation tool intelligently, one must know what's "under the 
hood." [34]. One of the promising features of computer simulators is that they provide an 
opportunity to study and design the physical behaviour of semiconductor devices more 
economically. However the accuracy and reliability of these semiconductor simulators need 
careful consideration in order to obtain accurate and realistic results. Some of the advantages 
of using device simulators to develop and investigate new semiconductor devices are: 
 
• Device simulation programs may help in the prediction of novel semiconductor 
devices without demanding large resources such as money and time. 
• Some physical characteristics of a semiconductor device such as electric field are not 
measurable; therefore, good simulation provides a good link between measurable 
features such as current-voltage characteristics and non-measurable features. 
• Numerical simulations provide a good mathematical model of some internal physical 
characteristics of a device which help to explain and formulate experimental findings. 
 
Different simulator tools are used to obtain this maximum accuracy in order to develop and 
optimise semiconductor process technology and devices. In this research, TCAD 
(Technology Computer Aid Design) programs from Synopsis are used to simulate both 
analogue and digital characteristics of the SGrFET and other FET devices.  
 
2.1 Introduction 
 
Synopsis TCAD offers both 2D and 3D simulator tools called MediciTM and TaurusTM 
respectively [35]. MediciTM simulates electrical characteristics of two-dimensional (2D) 
semiconductor devices such as MOS and bipolar transistors. MediciTM is also equipped with a 
circuit simulation tool which maps the electrical characteristics of the simulated 
semiconductor device to the different circuit configurations in order to investigate actual 
device performance. In this thesis, circuit mode functions are used extensively in order to 
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study some digital characteristics of SGrFETs and benchmark them against other FETs. The 
results of this study are shown in chapter 4.  
 
Although 2D MediciTM provides a good approximation for current-voltage characteristics of 
devices, one can not ignore the prominent role of the third dimension in capacitance 
calculations of the semiconductor devices. However, due to the nature of this research, which 
is mainly focused on digital applications of SGrFET, most of the simulations are carried out 
using MediciTM. The use of 3D TaurusTM simulations limits the switching calculation in 
circuit mode. This limitation is due to an increase in the number of mesh nodes and 
consequently an increase in the simulation time. However, some simulations, most of the 
device based simulations, with TaurusTM are carried out and results are given in this chapter.  
 
In this chapter both 2D and 3D device simulators will be explained together with the 
transport equations and physical models involved. 3D simulations are done in order to inspect 
the analogue characteristics of the devices considering the third dimension. Therefore, at the 
end of this chapter a comparison between two-dimensional and three-dimensional 
capacitance simulation is given to deliberate the differences.  
 
2.2 2D TCAD Simulation: Medici
TM
 
 
Medici is a 2D semiconductor device simulator which can be used to model the operation of 
the device and to predict its electrical behaviour. MediciTM enables to perform DC, AC and 
circuit mode analysis such as transient analysis. All of these analyses will be used in Chapter 
4. As mentioned earlier, in this particular research, the focus is on the digital aspects of the 
SGrFET and on benchmarking it against other FETs by using circuit mode analysis; therefore 
MediciTM is a better choice then TaurusTM. This is simply because MediciTM is 2D and 
therefore less mesh nodes are required in this dimension for accurate device simulation. A 
reduction in the number of mesh nodes is of great importance when the simulated device is 
meant to be mapped in circuit mode analysis. TaurusTM can also be used to generate a 2D 
simulation and use it in TaurusTM circuit mode, however, in this thesis MediciTM is used for 
circuit mode analysis to reduce the simulation time and investigate more complex circuit and 
device structures without concerns about the limitation on the number of mesh nodes. 
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2.2.1 Device Mode  
 
This section describes the MediciTM program for the analysis of electrical device operation 
[36]. Three FET device structures are first defined by mesh nodes (discretisation of the 
device structure). Then the physical models are defined which describe material 
characteristics, followed by the numerical methods to solve the transport equations. The 
physical models and numerical equations are similar in both Medici and Taurus simulators. 
 
2.2.1.1 Defining Mesh Structure and Discretisation 
 
MediciTM models the 2D distribution of potential and carrier profiles in the device [36]. The 
device is defined using a non-uniform triangular simulation grid to model arbitrary device 
geometries. The definition of these discrete grid points are of great importance to solve sets 
of transport equations10. There are different methods to discretisize the differential transport 
equations in space and time [37], the most important are: finite difference (FD), finite volume 
(FV) and  finite element (FE) methods [37]. The discretisation of the equations gives rise to a 
set of coupled nonlinear algebraic equations [38]. These must be solved by a nonlinear 
iteration method.  
The correct partitioning of the device geometry into discrete regions is essential in terms of 
reaching convergence and accurately describing the physics inside the device. A grid with 
large mesh spacing would prevent to define small regional changes. Rough mesh spacing can 
also increase the number of iteration needed to solve the partial differential equations, 
increasing the simulation time. 
 
In both 2D and 3D TCAD Synopsis, the Box method is used to discretize the differential 
operators on a general grid [38]. Simulation time increases rapidly with the number of nodes 
in the grid. Because the different parts of the device undergo different electrical gradients, it 
is important to adjust the fine and coarse grids accordingly and where necessary. An accurate 
representation of small scale device geometries needs careful grid allocation.  This fact 
becomes more important when non-planar or unusual device geometries, such as SGrFET, 
are simulated. 
                                                 
10 The equations that describe the transport of carriers in the structure will be calculated at these mesh 
points. These equations are defined later. 
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Coarse mesh spacing could leave an area of a device undefined, increasing the simulation 
time or eventually causing convergence problems which are due to a failure in solving the 
transport equations. However a defined grid can be refined to improve the quality and 
smoothness of the mesh grids within a limited number of grid points11.  
 
Unlike MOSFET and finFET, cylindrical gate electrodes are required in the SGrFET. This 
imposes stringent conditions on the mesh in order to accurately define the cylindrical gate 
oxide shape without leaving any undefined sections. However an increase in the number of 
the mesh nodes results in long simulation time and coarse mesh grid creation.  This problem 
can be solved by eliminating the mesh points there where fewer are needed. Figure  2-1 shows 
a mesh simulation of the SGrFET, finFET and SOI-MOSFET12. As one can see in Figure  2-1, 
the mesh nodes are quite dense around the gate cylinders and eliminated at the centre of the 
device channel where dense mesh girding is not required. Also mesh refinement can be done 
using a difference between two consecutive mesh node doping values. Mesh regridding based 
on doping concentration is used in SOI-MOSFET simulations as shown in Figure  2-1.  
The SGrFET and finFET are simulated based on a horizontal cross section through the 
channel while the MOSFET is simulated based on a vertical cross section. Therefore an exact 
comparison between SOI-MOSFET and finFET / SGrFET is questionable in 2D MediciTM 
simulation. Apart from the influence of the body, there is a major difference in capacitance 
calculation. In all the simulated FET devices, the width of a device increases the gate 
capacitances which have a direct influence on the switching characteristic of the device under 
investigation. Therefore, vertical cross section simulation of a MOSFET results in a large 
underestimation of its capacitance effect in comparison with finFET/SGrFET which are 
simulated based on horizontal cross section simulation. Since finFET and SGrFET are both 
simulated on a similar cross section a direct comparison between these two devices is more 
acceptable notwithanding the different operation principles.  
 
Table  2-1 summarises the different device dimensions used for the three FETs. These 
dimensions are designed specifically in order to satisfy finFET fabrication device limitations 
(Equation  1-13) explained earlier in chapter 1 and improve SGrFET device performance.  
 
 
                                                 
11 The maximum number allowed is 60000. 
12 Silicon-on-Insulator MOSFET 
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Table  2-1: Device dimensions for the SGrFET, finFET and MOSFET. tox: gate oxide 
thickness, LSD: source to drain distance, W: width of the SGrFET and finFET which is equal 
to the thickness of the silicon channel of the MOSFET, Weff: an effective device width which 
is the distance between the silicon-gate oxide interface from one side of the channel to the 
other side for finFET and SGrFET, Channel Doping: “S” means that the channel doping type 
is the same as the source and drain doping, “O” means that they are opposite. 
 
 
Note that LSD and tox are the same for all devices. The doping type of the channel region in the 
finFET and MOSFET are different to their source/drain areas while in the SGrFET the 
doping type is the same in all regions. In the SGrFET structure two channel widths are 
defined, an actual device width (W) and an effective device width (Weff). W is the width of the 
source/drain areas while Weff is the distance between the outer layers of the gate cylinders 
oxide in one row. The relationship between Weff and W is given by the expression: 
 
Weff = W- 2Lo- 2tox  
 
With Lo is the diameter of a gate cylinder. 
In all comparisons between finFET and SGrFET, Weff of the SGrFET is equal to W of the 
finFET. In the SGrFET the gate electrodes consume some part of effective channel area. The 
gate cylinders are placed close enough to each other to allow complete depletion of the 
channel between two gate cylinders in two rows, therefore this part of the channel can not be 
considered as an active area of the channel. This approach makes the active area of the 
channel in both SGrFET and finFET equal and results in an increase in the level of the on-
current in SGrFET although this damages some analogue DC parameters such as sub-
threshold slope. 
 tox 
(nm) 
LSD 
(nm) 
W 
(nm) 
Weff 
(nm) 
Lo 
(nm) 
Channel 
Thickness (nm) 
Channel 
Dop. /cm3 
S/D Dop. 
/cm3 
SGrFET 2 140 104 50 50 - S – 1014 1019 
FinFET 2 140 50 50 - - O – 1014 1019 
MOSFET 2 140 - - - 30 O – 1017 1019 
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(a) 
 
(b) 
 
(c) 
Figure  2-1: 2D Taurus Mesh Structure (a) horizontal cross section of the SGrFET, showing 
the source and the drain areas on the both ends of the channel and four gate cylinders define 
in the channel region with thin meshing nodes to form a unit cell of the device (b) horizontal 
cross section of the finFET with the source and the drain areas are located vertical edges and 
the gate plates are located horizontal edges of the channel (c) vertical cross section of the 
SOI-MOSFET with the concentration based thin mesh gridding distinguished the channel 
from the source and the drain areas, the buried oxide specified by a dark shadow beneath the 
channel and source/drain areas and a thick substrate is located at the bottom. 
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2.2.1.2 Transport Equations 
 
In this section we will be discuss the transport equations used in MediciTM/TaurusTM in order 
to predict the electrical behaviour of the device. The equations used are the Poisson equation 
(Equation  2-1) and the continuity equations (Equation  2-2 and Equation  2-3):  
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ψ  the intrinsic Fermi potential, ε  is dielectric permittivity, NA and ND are the donor and 
acceptor doping densities respectively, Sρ  is a surface charge density that may be present 
due the fixed charge in the insulating material or at the interface, Jn and Jp are the electron 
and hole current densities, Un and Up are the net recombination and Gn and Gp are the net 
generation rates. 
The electron and hole current density can be written as a function ofψ , n and p: 
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Where µn and µp are the electron and hole mobilities and Dn and Dp are the diffusivities of the 
carriers. µ and D are related based on the Einstein equation : 
 
65 
 
q
Tk
D B
.
.µ=
 
Equation  2-6 
  
Where kB is the Boltzmann constant and T = TL the lattice temperature which is constant as 
the electron gas at drift diffusion is assumed to be in thermal equilibrium. 
 
In general, three different models can be used to define the motion of the carriers. The most 
frequently used is the drift-diffusion model. The drift-diffusion model can be derived directly 
from continuity's transport equations by the method of moments [36]. In this model the 
electron current density is expressed as a sum of two components: the drift component which 
is driven by the electric field and the diffusion component caused by the gradient of the 
electron concentration. The drift-diffusion equations are obtained by inserting Equation  2-4 
and Equation  2-5 into Equation  2-2 and Equation  2-3 to give a second order parabolic 
differential equation which is then solved together with Poisson's equation (Equation  2-1). 
 
However, when the size of the device becomes small (nanometres range) large electric fields 
and rapid changes of the electrical potential occur over the small scale device, and then the 
carrier temperature might not be equal to the lattice temperature. Then drift-diffusion, where 
T=TL and constant, is not valid any more. In sub-micron semiconductor devices the carrier 
temperature rises due to hot carrier effects such as injection of the carriers from 
semiconductor into gate insulator in the MOS devices. The increase in the carrier temperature 
results in velocity overshoot and reduced carrier transient time which leads to a faster device 
[39]. This velocity overshoot can be calculated by: 
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Equation  2-7 
Where IHD and IDD respectively represent the level of the current for the hydrodynamic and 
drift diffusion equations.   
Hence, simulation of sub-micron semiconductor devices using drift-diffusion underestimates 
the on-current. To solve this, the hydrodynamic model needs to be used which solves the 
energy balance equations to determine the carrier temperature. The hydrodynamic model uses 
Poisson (Equation  2-1) and continuity (Equation  2-2 and Equation  2-3) equations coupled with 
the energy balance equations [40].  The electron and holes current density equations then 
become [35, 41]: 
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Where µn and µp are the electron and hole mobilities and un and up represent the electron and 
hole thermal voltages, kBTn/q and kBTp/q with Tn and Tp are the electron and hole 
temperatures. In addition, in TCAD Synopsis the hydrodynamic model contains more 
electron and hole energy balance equations including transient effects and carrier cooling due 
to impact ionization [39]. 
 
By considering the temperature gradient term, the hydrodynamic equation offers a more 
accurate result for sub-micron devices. However, the use of these equations requires large 
memory and long simulation times while the drift-diffusion model is more robust and faster. 
 
2.2.1.3 Numerical Methods 
 
There are various numerical methods which can be used to obtain the solution of the coupled 
nonlinear algebraic equations. All of them need a proposed initial solution. Two techniques 
are used to solve these equations: de-coupled and fully coupled methods. The chosen method 
is dependent on the device type and its operational condition.  
 
 TCAD Synopsis offers six different types of initial guesses to obtain the first solution of the 
differential equations. Each of these guesses is defined in detail in the MediciTM/TaurusTM 
manual and therefore in this section we mainly focus on the one which has been used in all 
our research and the reasoning behind it. In all of the MediciTM and TaurusTM simulations in 
this research “initial guess” is chosen to approximate the first solution for the transport 
equations. The recommended “initial guess” is the default setup whenever there is no 
previous biasing [38] and the solution will converge more rapidly. Also, the extrapolation of 
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a calculated parameter makes the incorrect assumption that the change in surface potential, 
when voltage stepping is large. This also can cause convergence problem.  
 
In the Decoupled method (Gummel’s method), equations are solved consecutively [38]. At 
each stage only one equation is solved for one set of variables and the rest of the variables are 
kept constant, so the variable matrix has N rows and N columns regardless of the number of 
equations being solved. First the Poisson equation is solved assuming fixed quasi-Fermi 
potentials then the new potential is substituted into the continuity equations, which are linear 
and can be solved directly to obtain carrier concentrations. The new potential and carrier 
concentrations are substituted in the advanced equations (Equation  2-8 and Equation  2-9) to be 
solved. The equations solve eventually when all the convergence criteria for all the equations 
are met and the error decreases by about the same factor at each iteration.  
 
In the Fully Coupled method (Newton method), equations are solved simultaneously and all 
of the variable in the problem are allowed to change during each iteration, and all the 
coupling between the variables is taken into the account through a generalisation of the 
Newton-Raphson method for determining the roots of an equation [38]. It requires an 
accurate initial guess to the problem to obtain convergence. Therefore the solution out of the 
Newton method is very stable and its timing is nearly independent of the bias condition.  For 
an accurate result the Newton method is suggested by TCAD Synopsis which is a quadratic 
method. In this method, the error decreases in each iteration, giving rise to rapid convergence.  
 
Newton is the method of choice when using one-carrier solution or the continuation method 
to automatically trace the current-voltage curve. However, Gummel’s method is suggested as 
a better solution for two-carrier based simulations because it is less expensive than Newton in 
terms of both time and memory usage [42].   
2.2.1.4 Physical Mode 
 
In order to complete a semiconductor device simulation, TCAD Synopsis offers a number of 
physical models in order to simulate the material in the device more accurately. The main 
required models are mobility, recombination, band to band tunnelling, band gap narrowing, 
impact ionization and life time [42]. The choice of these models depends on the desired type 
68 
 
of analysis one wants to conduct. In this section, the focus is mainly on those models which 
have been used in this research.  
2.2.1.4.1 Mobility Models 
 
An accurate determination of the source - drain current of FETs in TCAD tools requires clear 
definition of mobility models [42]. Mobility is a measure of how easily a carrier moves in a 
particular material under low electric field condition. In general mobility in TCAD is divided 
in two major groups: low field and high field mobility. For low electric fields, several 
mobility choices are available which includes the effect of local impurity concentration, 
temperature and carrier-carrier scattering. In impurity concentration based mobilities, the 
degradation of the carrier mobility is taken into the account by temperature and ion 
impurities. Two analytical mobility models are available to model impurity concentration 
together with temperate. These mobility models have default values which can be changed. In 
all of the simulation in this work the default values are taken in order to increase the accuracy 
of benchmarking for FETs with different device operations. Carrier-carrier scattering 
mobility defines a process where an electron is scattered by another electron. The total 
momentum of the electron gas is not changed [43]. Therefore this type of mobility has a little 
influence on the devices with low doping concentration. 
 
Surface scattering mobility is also used to define the carrier mobility along the insulator 
semiconductor interface. As is clear from its definition this type of mobility is particularly 
important in FETs working in inversion. In MOSFET and finFET an inversion layer is 
created and therefore the mobility of the majority carriers reduces compared to those in the 
bulk due to collision of the majority carriers at the insulator-semiconductor interface. 
However, in SGrFETs, the device is working based on the degree of the depletion, which 
means that the carrier move away from the insulator-semiconductor interface, therefore it is 
expected that the mobility in SGrFETs is higher than that in MOSFETs and finFETs. Hence 
surface scattering mobility is used in SGrFET simulation to show the advantage of SGrFETs 
in terms of higher carrier mobility. However, surface roughness scattering can also happen at 
the interface between the active region and the buried oxide and the field oxide region, and 
the interface between the active region and the embedded gate electrodes [5]. The TCAD 
manual offers different surface mobility models, some of which are particularly helpful for 
devices creating inversion layers such as the Transverse Field-Dependent mobility model. 
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Some others seems to be very effective in describing the carrier mobility in SGrFETs such as 
Perpendicular Electric Field mobility model which concentrates on the effect of the reduction 
in perpendicular electric field and it is applied at every position in the device and not just at 
interfaces or in the inversion layer. However, in order to be fair in comparison between 
different FETs, it has been tried to use standard mobility models which can describe the 
motion of the carriers less dependent to their particular operation method.   
 
High electric field mobility models can describe the carrier mobility reduction due to high 
electric field in the direction of the source-drain. These models become important when 
simulating the small scale devices where the electric field increases rapidly in the FET 
channel. There are different types of high electric field models for mobility, each of which 
are divided into sub-models. In general, a parallel field-dependent model is chosen in this 
research to describe the high electric field mobility of the carrier.  
The default value for the parallel mobility model is taken into the consideration for both 
electron and hole mobility which is used for the entire silicon and poly silicon regions. When 
performing the mobility calculations, an effective electric field at the semiconductor-insulator 
interface is calculated by TCAD. The mobility calculation based on high electric field is done 
in TCAD by calculating the electron and hole densities between two consequence nodes. 
Again it becomes clear that thinner mesh spacing results in more accurate mobility 
calculations. Silicon is used for substrate and active area of the simulated FETs and poly 
silicon is used sometimes for gate electrodes. 
2.2.1.4.2 Recombination Effect 
 
Carrier generation is the process by which electron-hole pairs are generated by exciting an 
electron to travel from valence to conduction band. This process results in creation of free 
holes in the valence band and the same number of free electrons in the conduction band. 
Recombination is the opposite process where electrons from conduction band lose energy and 
fall back to empty states (holes) in the valence band, reducing the number of free carriers. 
Direct generation-recombination processes are governed by thermal or optical energy. 
Indirect generation-recombination is a function of the material quality. If traps – 
imperfections in the semiconductor that lead to energy levels in the band gap – exist, 
recombination-generation processes via trap states can occur leading to electrical noise in the 
transistor [44]. In the continuity equations (Equation 2-2 and Equation 2-3), Un and Up 
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represent net electron and hole recombination rates respectively. In thermal equilibrium, the 
generation and recombination rates are in dynamic equilibrium. However, if this equilibrium 
system is supplied with additional energy such as via absorption of photons or influence of 
temperature, additional carriers are generated. When the rate is positive it refers to 
recombination and when it is negative it is generation.  
There are different types of recombination supported by TCAD such as Shockley-Read-Hall 
(SRH), direct recombination, Auger, and Impact ionization.  
Shockley-Read-Hall is the generation and recombination process created by phonon 
emission. This process is based on traps using the lattice defect at a certain energy level. 
There are four different processes possible for SRH: 1- an electron can be captured from the 
conduction band by an empty trap in the band-gap of the semiconductor, 2- the trapped 
electron can move to the valence band and recombine with a hole, 3- an electron from the 
valence band can leave a hole and 4- a trapped electron in a band gap level can move to the 
conduction band.  
In direct recombination an electron falls from the conduction band to the valence band and 
releases its energy in the form of light. In the reverse process, direct generation, a photon 
with sufficient energy excites an electron in valence band into the conduction band, leaving a 
hole behind.  
In the Auger recombination/generation mechanism three particles are involved creating four 
possible processes: 1- an electron loses its energy and moves from conduction band to 
valence band neutralizing a hole in the valence band. The lost energy is transferred to an 
electron in conduction band, 2- similar to the previous but now the lost energy of the electron 
transfers to a hole in the valence band. 3- A highly energetic electron can transfer its energy 
to release another electron from the valence band to create an electron-hole pair. 4- A highly 
energetic hole in the valence band can transfer its energy to an electron in the valence band 
and excite it to move to the conduction band to form an electron-hole pair.  
The impact ionisation mechanism is purely a generation process and is very similar to the 
generation part of the Auger process where a highly energetic carrier moves to the conduction 
or valence band and, depending on the carrier type, the excess energy will be used to excite 
the third electron to travel from the valence band to conduction band to generate an electron-
hole pair.  
Auger recombination is specified when the active area of the simulated devices is highly 
doped and under high carrier injection conditions [45]. The probability of direct 
recombination is very low in silicon based devices due to the nature of the silicon band gap 
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[46]. Since the SGrFET does not work at high carrier injection and is made of Si  Shockley, 
Read and Hall is used for the indirect recombination process. 
2.2.1.4.3 Boundary Condition 
 
TCAD supports four different boundary conditions: Ohmic contacts, Schottky contacts, 
contacts to insulator and Neumann (reflective) boundaries [10]. At the gate electrodes for all 
simulated FETs Dirichlet boundary conditions are implemented where the surface potential 
and electron and hole concentrations ( sψ , ns and ps) are fixed, meaning that the gate potential 
is determined by the gate bias voltage and work function of the contact material. In this 
research the threshold voltage of the simulated FETs are controlled, when required, by 
adjusting the gate material or changing gate work function when the specific material was not 
available by default.  
 
At the source/drain contacts, the default Neumann boundary conditions are imposed where 
the electric field perpendicular to the boundary planes is zero at the outer boundary of the 
entire simulation domain. This means that these boundary conditions permit contact 
potentials to float to whatever values are necessary for ensuring charge neutrality at the 
contact regions. In nano-scale devices, this practice is widely followed to terminate the open 
boundaries of the model space. For other boundaries without electrode contacts, the same 
zero electric field conditions are assumed. 
 
2.2.2 2D TCAD DC Simulation of MOSFET, finFET and 
SGrFET 
 
In this section, single gate DC simulations of the SGrFET, finFET and MOSFET are given, 
using the 2D MediciTM device simulator [10]. The principles of operations of the three FETs 
were explained in chapter 1 and the numerical methodology and models were discussed 
earlier, in this chapter. The single gate SGrFET analogue operation and simulation details are 
presented in [5]. Here we just give a brief overview in order to extract some prominent DC 
parameters. The extraction of the DC parameters of single gate SGrFETs is important in 
order to show its performance as a single gate device before studying its multi-gate operation 
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and then benchmark it against other FETs. It also helps to explain its robust DC and AC 
current-voltage and capacitance characteristic. 
 
2D simulation structures of the three FETs are shown in Figure  2-1. In chapter 1, the 
parameters defining the devices dimensions are shown. This would give an image to how the 
DC parameters are compared for the FET devices simulated based on different side views as 
it explained earlier in session  2.2.1.1.  
In order to increase the simulation speed a unit building block of each FET is simulated to 
investigate the DC performance. The device dimensions are summarised in table 3-1. The DC 
characteristics of both N- and P- type devices are simulated. The sub-threshold slope is 
calculated for each FET structure using[10]: 
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Equation  2-10 
  
To extract the sub-threshold slope accurately the gate voltage needs to be increased with 
small steps. Sub-threshold slope is a key parameter to evaluate the switching characteristics 
of FET devices. It sets the off-current (Ioff) of a device with the help of its threshold voltage 
(Vth).  
Clear definition for ON and OFF current requires a careful evaluation of supply voltage of 
operation (VDD/VDS) and IOFF and ION values. In the case of optimised depletion mode 
(normally off) Si device, input voltage (VGS) swings between 0 to VDD. ION is determined at 
VGS=VDD and IOFF at VGS=0V.  Historically, in optimized Si devices, Vth is roughly 1/3 of VDD 
such that 2/3 of the VGS swing above Vth is used for obtaining the on-state current, while 1/3 
of the VGS swing below is used for obtaining the off-state current[47]. 
 
 
 
 
 Equation  2-11  
Where, ION and IOFF are corresponded to VON and VOFF on a device transfer characteristic. 
Short channel effects are evaluated by calculating the Drain Induced Barrier Lowering 
(DIBL) parameter. It is calculated using [12]:  
 
3
2
3
DD
thON
DD
thOFF
V
VV
V
VV
+=
−=
73 
 
DS
th
V
V
DIBL
∆
∆
=
 
Equation  2-12 
             
Where )1.0()1( VVVVVVV DSlinthDSsatthth =−==∆ −−  with Vth-sat and Vth-lin the threshold 
voltage value when a device is in saturation and linear operational regions respectively and
VVVVDS 9.01.01 =−=∆ . 
The maximum voltage gain of a FET device is obtained when the trans-conductance 
efficiency is higher [48]. Its value is highest when a FET device operates in weak inversion 
region [49]. It is an important figure of merit in analogue application. Trans-conductance 
represents the amplification delivered by a device and drain current shows the power 
dissipation to obtain the amplification. It can be derived: 
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 Equation  2-13
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(a) 
 
(b) 
 
(c) 
Figure  2-2:  Transfer Characteristics of  single-gate N- and P- type devices (a) SGrFET (b) 
finFET (c) MOSFET. 
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Figure  2-2 shows the transfer characteristics of the devices under the investigation for a drain 
voltage swing of VVV DS 105.0 ≤≤ and a gate voltage swing of  VVGS 30 ≤≤  for each N- 
and P- type device. The level of the drain current in SOI-MOSFET is higher than that in 
finFET and SGrFET. This is due to the fact that in the simulation the SOI-MOSFET, channel 
region is highly doped (1×10-17/cm2) while SGrFET and finFET channel are lowly doped 
(1×10-14/cm2). FinFET has two gate electrodes, one on each side of the silicon fin channel. 
These two gate electrodes are connected together to form a single gate device that creates two 
inversion layers, doubling the level of the current flowing in the device. DC performance 
parameter are summarised in Table  2-2.    
 
The subthreshold slope in P-type and N-type SGrFETs are identical and have an ideal value 
of ~61 mV/dec. Total transconductance is calculated using
GS
DS
m
V
I
g
∂
∂
= . Maximum trans-
conductance is highest in SOI-MOSFETs followed by finFET and SGrFET respectively. 
Trans-conductance efficiency is also extracted. SGrFET and finFET show almost similar and 
better values for maximum trans-conductance efficiency than that of MOSFET. The other 
figure of merit in the extracted DC parameters is DIBL (Equation  2-13). The SGrFET shows 
the smallest DIBL; 10 mV/V smaller than the finFET and one-fourth of the SOI-MOSFET. 
DIBL in SGrFETs can be further optimised by optimising two geometrical device 
dimensions, Weff and Liner as described in [5]. ON and OFF currents are calculated and the 
results show that the ratio of ON to OFF current (ION/IOFF) of finFET and SGrFET are almost 
identical, in the order of 1.3×107 for N-type devices while MOSFET shows relevantly poor 
ION/IOFF , approximately 2.42×10
5.  
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Table  2-2: Single gate SGrFET, finFET and MOSFET DC parameters extracted from Medici 
Simulation. 
 
 
2.2.3 Circuit Mode Simulation 
 
The digital performance of the FETs can be investigated in the circuit mode of MediciTM in 
which different device investigation such as AC and transient analysis can be performed.  
 
In this section a brief description is provided on the use of the Circuit Mode Advanced 
Application Module (CA-AAM) which enables multiple numerical device simulations in a 
Spice-like circuit simulation environment. The device performance and its physical 
characteristics are simulated using the transport equations and physical models as described 
earlier (Poisson, continuity, energy balance). Standard Kirchhoff voltage and current law are 
used to describe the circuit. 
 
 SGrFET 
 
finFET 
 
 
MOSFET 
N P N P N P 
Vth @ VDS=0.1V 0.46 -0.31 0.47 -0.32 0.6 -0.42 
Vth @VDS=1V 0.48 -0.32 0.5 -0.35 0.7 -0.53 
S @ 
VDS=1V (mV/dec) 
61 62.4 60 62.3 71.2 73 
gm-max  @ 
VDS=0.1V (µS/µm
2) 
290 140 297 144 383 142 
(gm/IDS)max (V
-1) 54.85 54.54 58.23 56.44 48 46.4 
DIBL (mV/V) 22.2 22.2 33.3 33.3 111 122 
ION(A/µm) 2.65×10
-4 
 
-1.97×10-4 
 
2.36×10-4 
 
-1.62×10-4 
 
3.99 ×10-4 
 
-2.77×10-4 
 
IOFF (A/µm) 2.04×10
-11 -5.65×10-10 
 
1.73×10-11 -2×10-10 
 
1.65×10-9 
 
-1.5×10-8 
 
77 
 
Different circuit analysis can be done in order to benchmark the SGrFET against current FET 
technology. In this research we mainly concentrate on the DC Steady State and Transient 
Analysis to compare noise margin, switching speed and power dissipation. 
 
In the DC steady state analysis, pulse type voltage sources are used as an input voltage with 
different rise/fall time and pulse width in different circuit configurations. A simulated device 
can be called in the circuit mode files and different circuit elements, such as resistors and 
capacitors can be connected as required. After assembling a circuit the input voltage ramps 
up and the output voltage/current is extracted from the specified node. 
 
In the transient analysis the input source voltages are a function of time and instead of 
increasing voltage steps, time steps will be taken. The main feature of transient analysis is an 
automatic time step increase unlike the other analysis. Two different time step algorithms are 
used in MediciTM[41]. At a given time, the program calculates the local truncation error 
(LTE) and then matches this error with the tolerance parameter which can be specified 
manually. If the LTE is smaller than the specified tolerance, the program converges rapidly. 
A large tolerance will results in a quicker but less accurate simulation results. In this work, 
the default value is adopted for all transient analysis for different FET devices in various 
circuit configurations for consistency in the simulation, unless specified. 
 
Various circuits are simulated using circuit mode in this work. These will be discussed in 
chapter 4.   
 
2.3 3D TCAD Simulation: Taurus
TM
 of for SGrFET, 
finFET and MOSFET 
 
To accurately predict the performance of sub-micron devices, it is sometimes essential to 
simulate a complete three dimensional structure. 3D calculations are for instance needed to 
include substrate effects and are very important in AC simulations, in particular when the 
influence of different capacitive effects need to be investigated.  
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In this section a brief explanation is provided on the 3D device process file of the three 
simulated FETs followed by the device file which contains the information related to the 
numerical equations and physical characteristics of the devices as explained earlier in this 
chapter.  
 
2.3.1 Process File  
Three-dimensional Synopsis software, TSUPREM4 TaurusTM, is used to simulate a 
geometrical structure of a semiconductor device. It was developed at Stanford University 
Process Modelling and is a process simulator for one- two-, and three-dimensional (1D, 2D, 
and 3D) structures. Unlike the simulation in MediciTM, TaurusTM simulation requires large 
computation time and memory as a result of the huge number of the grid points needed to 
create a 3D structure of a device.  
 
In the TaurusTM process file a semiconductor device can be defined either as a result of 
fabrication process steps or as a user defined structure.  
Process files based on the fabrication process steps for the creation of a semiconductor device 
involves general fabrication steps used to manufacture semiconductor devices. Simulation 
capabilities are focused on front-end processes such as ion implantation, activation, and 
annealing including oxidation and silicide growth [41].  In TaurusTM the simulation of etching 
and deposition is restricted to simple geometric operations where the resulting shape can be 
derived from the initial structure and the process description.  
User defined structure is the creation of a 3D device structure by using pre-defined geometry 
related functions, similar to MediciTM.  
A general fabrication process and the process feasibility of SGrFETs are studied in [5] where 
the main focus was on the analogue device characteristics as a function of different 
geometrical dimensions. In this work the main focus is on the digital application of SGrFETs 
and benchmarking them against the other FETs. Therefore the user defined approach is 
adopted in the simulation of the 3D FETs in order to avoid the computational complexity of 
the process simulation. A single gate, 3D SGrFET, finFET and MOSFET structure are 
simulated and shown in Figure  2-3.  
SGrFET 3D simulation contains top gate located on the top of the field oxide (FOX). The 
gate cylinders go right through the FOX and silicon channel down to the buried oxide layer 
(BOX). These gate cylinders need to be defined accurately. Unlike the simulations in 
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MediciTM, TaurusTM generates mesh nodes automatically. However, this automatic meshing 
system does not always define the structure geometry properly. For the SGrFET cylindrical 
gates, an accurate gating action can be achieved when the gate cylinders are defined 
completely round. Non-uniform mesh structures resulting from the automatic mesh 
generation in TaurusTM result in non-cylindrical gate fingers. Also the gate oxide surrounding 
the gate fingers has a cylindrical form. Here again, automatic mesh generation causes some 
undefined areas especially when defining thin layers such as gate oxide. This results in 
unreliable gate leakage currents. In order to solve this problem, some material based mesh 
refinement criteria are used to define the cylindrical shape of the gate contact and gate oxide 
region. The source and the drain areas are located at both sides of the silicon channel. In all of 
the simulated devices in this work, source and drain doping concentration is high and with a 
uniform profile. The silicon channel is located between the source and the drain areas with 
low doping concentration and contains the gate contacts and gate oxides.  
3D simulation of finFETs is done on a single gate device that allows the creation of two 
inversion layers. Therefore, both gate electrodes are connected together. In Figure  2-3(b), the 
gate contact surrounds three sides of the fin with a thin gate oxide on both sides of the fin and 
a thick gate oxide on the top. Similar to the 3D simulations of the SGrFET, Silicon on 
Insulator (SOI) technology is used to simulate the finFET. The source and the drain areas are 
highly doped with the opposite doping profile than that in the channel area. 
The single gate MOSFET studied is defined on SOI. The other geometrical parameters are as 
in a classical MOSFET with a top gate, silicon channel and the source and drain area on the 
both side of the channel. A linear uniform doping profile is chosen for all silicon regions.  
In order to maintain consistency the silicon channel thickness, actual device width, gate oxide 
thickness and the source to drain distance are identical in all 3D simulations in this work.   
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(a) 
 
(b) 
 
(c) 
Figure  2-3: 3D-user defined device structure of left, resp. right (a) SGrFET – top view (b) 
finFET-top view (c) MOSFET – side view – Color coding: yellow: oxide, red: electrodes and 
green: silicon. 
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2.3.2 Device File  
 
After defining the device structure using TaurusTM process, the electrical behaviour of the 
devices are studied using a device file. In this file the physical models and equations to 
simulate and extract the electrical characteristics are defined. The equations used in TaurusTM 
device are exactly as those used in MediciTM. Full explanations were given in the beginning 
of this chapter. Therefore, in this section only the results of the 3D DC simulations of the 
three single gate FETs are presented. The main reason of doing 3D DC simulations is to 
compare the results to the 2D DC simulations in order to investigate the validity of 2D DC 
device simulation of the simulated devices.  
 
All the devices are studied at low drain voltage (VDS=0.1V) as well as high drain voltage 
(VDS=1V) in order to extract some standard parameters which show the DC performance of 
the devices such as maximum trans-conductance and linear threshold voltage. The DC 
analysis of the devices at low drain voltage allows studying the device while the drain voltage 
does not influence the distribution of the carriers in the device channel. Investigation of the 
devices at high drain voltage is important particularly in this research where we focus mainly 
on large signal analysis in the circuit based simulations. As discussed earlier, since the active 
area of the devices is sub-micron in size, the carrier temperature has to be taken into the 
account. Also this provides a consistency with the set of equations used in the MediciTM 
simulations on the devices with the same dimensions. Therefore the hydrodynamic sets of 
equations are used together with the same mobility models (Lombardi surface scattering 
model, doping dependence model and effective field dependence model) as in MediciTM.   
 
2.3.3 3D TCAD DC Simulation of SGrFET, finFET and 
MOSFET 
 
In this section TaurusTM device simulations are carried out and the standard DC parameters 
are extracted. A comprehensive comparison between the 2D and 3D DC simulation results 
will be presented at the next section. Therefore, the simulated device dimensions are identical 
to the ones simulated in MediciTM summarised in  
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Table  2-1. Clearly in MediciTM simulation, the SGrFET and finFET are simulated only 
considering the horizontal cross section where the impact of the silicon channel thickness, 
body effect and top gates are ignored. The SOI-MOSFET device was simulated in MediciTM 
without taking the silicon channel width into the account.  These effects however, are 
particularly important when a device structure is studied as a function of different device 
geometries. In this study the impact of the top gate in the SGrFET and finFET is effectively 
eliminated by using a thick field oxide without defining the carrier tunnelling model. Using 
the same technique, by creating a thick buried oxide, the body effect is ignored in all of the 
simulated devices. However, the silicon channel width, which defines the actual width of a 
device, plays an important role in the AC simulations and capacitance calculations; therefore 
3D simulation of the devices is of a great importance in AC simulations. Fortunately in 2D 
simulations of the SGrFET and finFET this factor is taken into account. This can be an issue 
when comparing the result of AC and capacitance simulations of the MOSFET with the 
SGrFET/finFET. Also in the simulation and calculation results presented in chapter 4, which 
concentrate on digital applications and switching speed, Miller capacitance is an important 
parameter. Therefore in those 2D simulations only the SGrFET and finFET are compared. 
 
Figure  2-4 shows the transfer characteristics of the SGrFET, finFET and MOSFET for a drain 
voltage swing between 0.1V and 1V. The same DC parameters extracted in MediciTM are 
now calculated in TaurusTM and summarised in Table  2-3. These DC parameters are extracted 
only for N-type devices. 
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(a) 
 
(b) 
 
(c) 
Figure  2-4: Transfer Characteristics of 3D Simulation of (a) SGrFET (b) finFET (c) 
MOSFET. 0V<VGS<3V and 0.1V< VDS < 1V. VGS changes with 0.02V step size and VDS with 
0.15 step size 
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Table  2-3: Single gate SGrFET, finFET and MOSFET DC parameters extraction from Taurus 
Simulation 
 SGrFET finFET MOSFET 
Vth @ VDS=0.1V 0.49 0.56 0.6 
Vth @ VDS=1V 0.54 0.65 0.72 
S @ VDS=1V (mV/dec) 68 67 74.57 
gm-max  @ VDS=0.1V (µS/µm
2) 17.5 49.4 25.3 
(gm/IDS)max (V
-1) 49 51.13 45.5 
DIBL (mV/V) 55.5 100 133 
ION(A/µm 2.19×10
-5 
 
6.16×10-5 
 
4.12×10-5 
 
IOFF(A/µm) 1.73×10
-10 
 
4.04×10-9 
 
9.09×10-9 
 
 
The threshold voltage is adjusted by choosing a gate electrode work function of 4.8eV (such 
as for gold) for all the simulated devices (both in MediciTM and TaurusTM simulations). The 
results in Table  2-3 show a lower value for the threshold voltage of SGrFET against finFET 
and MOSFET. The lower threshold voltage in SGrFET makes it more suitable for low power 
applications and reduces the required voltage source in digital circuits. Sub-threshold slope in 
both finFET and SGrFET are near ideal13 compared to the MOSFET. This value is important 
in large signal analysis when studying the transient during switching. Sharp sub-threshold 
slope results in a shorter transient period and takes the device more rapidly from OFF state 
(device in the OFF region) to complete ON state (device in a saturation region). The short 
channel effect is quantified by DIBL. The influence of the drain voltage reduces considerably 
in SGrFETs as discussed in chapter 1. Maximum trans-conductance is higher in the finFET 
than in the SGrFET and MOSFET due to creation of two inversion layer in finFET. At the 
same time, ION and IOFF currents are calculated using Equation  2-11 ION/IOFF ratios are in order 
of 105, 104 and 103 for N-type SGrFET, finFET and MOSFET devices respectively. The 
calculated trans-conductance efficiency values show nearly identical performance of SGrFET 
and finFET independent of the higher level of the drain current in finFET against SGrFET. 
                                                 
13 The minimum sub-threshold slope at room temperature is given by: decmV
q
kT
S /8.59)10ln(min ==  
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It is important to note that in this work, the simulated devices are not optimised for best 
analogue performance. It was shown in [5] that the SGrFET can outperform the finFET and 
MOSFET when the actual widths of the devices (W) are identical. If the actual width (W) of 
SGrFET is set to be equal to the width of the finFET and MOSFET, then a better control over 
the carriers in the channel by the gate will be achieved. However, specifying W of the 
SGrFET equal to the actual width of the finFET/MOSFET, only a narrow area of the channel 
between the gate cylinders (Weff) will be left in SGrFET compare to that in finFET/MOSFET. 
Therefore, a small amount of the carriers are left to turn the device adequately ON and OFF. 
This is especially true when the device is used in a multi-gate configuration in the case of 
benchmarking the switching characteristics of SGrFET against finFET/MOSFET. Hence, the 
simulated SGrFET in this work might not perform optimally for analogue applications but 
can be used adequately as a multi-gate device. 
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2.4 Comparison between 2D and 3D DC Simulations 
 
In order to evaluate whether the results in 2D are sufficient to describe the different FETs 
used in this research the DC parameters extracted from the 2D and 3D current-voltage 
calculations in the triode region are compared. For ease of comparison the Table  2-2 and Table 
 2-3 with the DC performance parameters for the n-type devices are copied below.  
 
Table  2-4: 2D Simulation: DC Parameter for n-type FETs 
 
 
 
 
 
 
 
 
 
 
 
 
Table  2-5: 3D Simulation: DC Parameter for n-type FETs 
 SGrFET finFET MOSFET 
Vth @ VDS=0.1V 0.49 0.56 0.6 
Vth @ VDS=1V 0.54 0.65 0.72 
S @ VDS=1V (mV/dec) 68 67 74.57 
gm-max  @ VDS=0.1V (µS/µm
2) 17.5 49.4 25.3 
(gm/IDS)max (V
-1) 49 51.13 45.5 
DIBL (mV/V) 55.5 100 133 
ION(A/µm) 2.19×10
-5 
 
6.16×10-5 
 
4.12×10-5 
IOFF(A/µm) 1.73×10
-10 
 
4.04×10-9 
 
9.09×10-9 
 
         
 
 SGrFET 
 
finFET MOSFET 
Vth @ VDS=0.1V 0.46 0.47 0.6 
Vth @ VDS=1V 0.48 0.5 0.7 
S @ VDS=1V (mV/dec) 61 60 71.2 
gm-max  @ VDS=0.1V (µS/µm
2) 290 297 383 
(gm/IDS)max (V
-1) 54.85 58.23 48 
DIBL (mV/V) 22.2 33.3 111 
ION(A/µm) 2.65×10
-4 
 
2.36×10-4 
 
3.99 ×10-4 
 
IOFF (A/µm) 2.04×10
-11 1.73×10-11 1.65 ×10-9 
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We notice that the absolute values of the DC performance parameters extracted from the 2D 
and 3D simulations are not the same. The discrepancy in threshold voltage is low in the triode 
region when the changes in the electric fields in the channel region are small and leave the 
channel relatively homogeneous in carrier distribution. For higher longitudinal fields the 3D 
sum between the transverse (gate voltage) and the longitudinal (drain voltage) fields varies 
more strongly through the channel and as a consequence the carrier densities are no longer 
homogeneous into the length and depth of the device. The latter is disregarded in the 2D 
model. The same reasoning applies for the magnitude of the current. The effect of surface 
depletion at the top and the bottom of the Si channel (the SOI body) is ignore in the 2D 
modelling, thus in 3D the currents are reduced. This reduction has a direct influence on the 
other parameters such as gm.  
From Table 2-4 and Table  2-5, the sub-threshold slope is less influenced by the 3rd 
dimension. Notwithstanding the fact that the absolute values are not the same in the 2D and 
3D simulation results, the overall qualitative conclusions are. 2D and 3D both conclude that 
in terms of DC device performance, the SGrFET offers lower DIBL and threshold voltages 
than the finFET and MOSFET. Both the finFET and SGrFET show almost identical increase 
(7mV/dec) in the sub-threshold slope value in 2D and 3D simulations while this result is not 
observed in MOSFET. Since the qualitative conclusions of the 2D and 3D results are the 
same we decide, for reasons of efficient use computer time and memory that 2D simulations 
can give a fair comparison between SGrFET and finFET with hypothesis of thin silicon 
channel height (<10nm). For the comparison with MOSFET more care needs to be taken.  
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3 Chapter 3: Multi-gate and Multi-geometrical Features 
of SGrFET against finFET 
 
 
3.1 Introduction 
 
It is predicted by the International Technology Roadmap for Semiconductors (ITRS) that 
feature size reduction in semiconductor devices will continue until around 2015. This 
prediction suggests that there will be a limitation of downscaling of the conventional 
MOSFET and therefore novel structures needs to be created in order to detach power 
dissipation and speed parameters from feature size. Devices with multi-geometrical 
parameters such as the SGrFET improve the FET device functionality without losing its 
performance by providing the opportunity to change various geometrical parameters for 
different applications. Multi-gate functionality is the other prominent factor to increase 
device functionality in terms of mixed signal and frequency analysis without using multiple 
devices. 
The SGrFET was studied intensively in [5]  to investigate and compare the effects of the 
geometrical parameters and dimensions on the single-gate device characteristics. These 
studies are based on the symmetrical SGrFET in order to investigate the optimised 
geometrical dimension for its best analogue performance. It has been shown that SGrFETs 
show good tolerance to downscaling effects and is electrostatically robust. The device 
performance is not affected by short channel effects when reducing the source to drain 
distance. Subthreshold slope is kept to its minimal (optimal) value when reducing the source 
to drain distance which results in lower power dissipation, in particular in digital applications. 
DIBL14 is considerably lower in SGrFETs than in MOSFETs and finFETs for the single-gate 
simulations done in chapter 2. The simulated single-gate devices’ dimensions were not 
optimised for analogue applications.  
In this chapter we will explore how the SGrFET can take advantage of its large variety of 
geometrical parameters to study and improve the device performance. One of the important 
parameters in SGrFET is its multi-gate character. Therefore, it is important to study the 
device behaviour as a function of these geometrical changes while the device is used as a 
double or multi-gate FET or when used in circuits for improved circuit performance. As the 
geometry based parameter set of the SGrFET is large, a combination of different parameters 
                                                 
14 Drain Induced Barrier Lowering 
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can be varied to optimise certain digital applications that exist in CMOS technology. This 
multi-geometrical parameter characteristic of SGrFETs allows different performance 
improvement strategies compared with other FET devices. The geometrical changes that lead 
to an improvement in the SGrFET performance at the circuit level will be studied in this 
chapter. Some other applications, based on symmetrical and asymmetrical CMOS-based 
SGrFET circuits, will be given in chapter 4.  
In the first section, DC analysis is carried out using TaurusTM to show an improvement in the 
ON and OFF current when the gate cylinder diameters increase. With the use of AC 
simulations, an asymmetric SGrFET is used to reduce the gate-drain capacitance. This will be 
extended in chapter 4 to reduce the Miller effect. The influence of the split of the top gate 
electrode is studied. Two different double-gate SGrFETs are introduced and their 
functionality is studied and then benchmarked against the double gate finFET in two different 
configurations. The reason for the differences and superior performance of the double-gate 
SGrFET compared to the double-gate finFET will be provided.  At the end of this chapter, the 
small signal equivalent circuits are provided for single and multi-gate SGrFET separately. 
For multi-gate SGrFET, two different equivalent circuits are proposed and the methodology 
of small signal element extraction discussed. 
 
3.2 Single Gate SGrFET 
 
Single gate SGrFET DC characteristics were studied using both 2D and 3D simulations and 
their standard DC performance parameters were given in chapter 2. However to study the 
capacitive effects, it is essential that the depth of the body is taken into account, therefore, in 
this section we use 3D TaurusTM simulations in order to show a more accurate representation 
of the 3D characteristics of the SGrFET. These 3D simulation results will be used in the 
circuit analysis in chapter 4. It is important to note that only those additional geometrical 
parameters of the single gate SGrFET are studied in this section that were not studied before 
in [5] or those that have a direct influence on the circuit simulations such as the geometrical 
changes that directly influence the drive current and capacitances.  
 
Since the focus in this research is on large signal analysis, a high drain voltage (VDS=1V) is 
set to evaluate the device performance unless otherwise specified. All investigations in this 
section are concerned with comparative behaviour of the different structures rather than 
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individual performance optimisation. In each study all dimensions are kept constant apart 
from those specified. The numerical equations and physical models to simulate each device 
are as explained in chapter 2. Hydrodynamic equations, doping dependence and Lombardi’s 
surface scattering models are used in all the simulations. Abrupt doping profiles for the 
source and the drain areas with uniform doping concentration for the channel area throughout 
the structures are adopted for all comparisons. Since there is no specific gate length definition 
related to source-drain distance in SGrFETs in contrast to finFETs and MOSFETs, the abrupt 
profile is employed for the source and drain junctions to have a fixed source to drain distance 
for all simulated devices. The impact of changes in the source-to-drain distance on SGrFET 
device is investigated in [5].  
 
3.2.1 Influence of Gate Diameter on ON and OFF 
Current 
 
One of the key challenges in CMOS technology is to enhance the ON/OFF current ratio. This 
ratio is one of the four key figures merit introduced in [47]. In classical MOSFETs, the ON 
current is improved by an increase in the device width. Increase in device width results in an 
enlargement of the channel volume whereas in finFETs widening the channel width results in 
degradation of its performance. Therefore the current increase in finFETs is obtained by a 
parallel connection of fins separated by a process-defined pitch. Thus in MOSFETs and 
finFETs current can be increased only by an increase in the volume of the silicon channel, 
either by an increase in the channel width or thickness or by an increase in the number of 
channels (fin in finFET). Similar approaches can be taken to increase the level of the current 
in SGrFETs as discussed earlier in chapter 1 and [5].  However, SGrFETs can also take 
advantage of its unique gate geometry that can lead not only to increase ON current but 
simultaneously to reduce OFF current resulting in a considerable improvement in ION/IOFF.   
 
Unlike in classical MOSFETs and finFETs, in SGrFETs, the gate contact diameter can be 
varied while keeping the other dimensions of the device fixed and an increase in the gate 
diameter results in an increase in the drain current while at the same time reducing to off-state 
current. Three different SGrFETs are simulated using 3D TaurusTM varying only their gate 
cylinder diameters. The source to drain distance (LSD) of all the simulated devices is 140nm, 
with 2nm for gate oxide thickness (tox), and a constant actual device width (W) of 104nm. 
91 
 
This means that the effective device width (Weff) reduces by an increase in the gate cylinder 
diameters. Figure  3-1 shows the two-dimensional figures captured from 3D simulation of the 
SGrFETs with 20nm, 40nm and 60nm gate diameters.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure  3-1: Two-dimensional cross section of the 3D TaurusTM simulated SGrFETs with 
three different gate diameters. 
 
Figure  3-2 shows the transfer characteristic of the three SGrFETs with significant 
improvement in ION and IOFF, for increased gate diameter.   
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(a) 
 
(b) 
 
Figure  3-2: Single gate SGrFET Transfer Characteristics as a function of Gate diameter (a) 
ION (linear scale) (b) IOFF (log scale). 
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This increase in the ON current is a result of a reduction in the current path from the drain to 
the source and the reduction in OFF current is due to an increase of the gate cylinder over the 
channel area. This fact is shown graphically in Figure  3-3 for VGS=3V and VDS=1V. It was 
proven in [5] that the carriers between two gate cylinders rows on sides of the channel do not 
play a role in the total current flown in the device (shown by white rectangle on Figure  3-3). 
The yellow arrows on Figure  3-3 show the motions of the carriers from the drain to source. It 
can be seen that in the device with 20nm gate diameter, carriers travel a longer path (bumpy 
shape) due to a reduction of the gate control over the channel between two gate cylinders 
rows on each side of the device where in the SGrFET with 60nm gate cylinders, carriers go a 
shorter path which is more straighter than that in the device with 20nm gate diameters. 
 
 
Figure  3-3: 3D TaurusTM Simulation of the motion of the carriers in the SGrFETs as a 
function of gate cylinder diameters for VGS=3V and VDS=1V. From left to right: Lo=20nm, Lo 
=40nm and Lo=60nm 
 
Table  3-1 summarises the DC parameters as a function of gate diameter. An increase in the 
gate diameters results in an increase in the maximum transconductance and reduction in the 
sub-threshold slope. Increasing the gate diameter also increases the threshold voltage. In 
general most of the DC parameters extracted for these three devices with different gate 
diameters show that the SGrFET performance improves by an increase in gate diameter. This 
is due to an increase of the gate control over the channel. However, DIBL is smaller for the 
40nm gate diameter device than for the 60nm gate diameter. An increase in the gate diameter 
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would result in a reduction of the distance between the two gate cylinders on one side of the 
channel. An extreme short distance for Linter will result in the SGrFET losing its capability of 
screening the drain voltage on the source. Therefore DIBL increases. However, the 40 nm 
gate diameter SGrFET shows an excellent value for DIBL. This means that 40nm gate 
diameter is the optimal dimension in terms of DIBL calculation for the given width 
(W=104nm). This is because in the device with Lo=40nm the drain side gate cylinders 
screening effect is more effective than that in the device with Lo=60nm. ION/IOFF is of the 
order of 103, 106 and 107 for respectively the 20nm, 40nm and 60nm gate cylinder devices. 
This suggests a certain relationship between the different dimensions for optimum 
performance. As a consequence the same relationship that exists between the fin width and 
gate length in finFETs should also apply to SGrFETs. 
 
Table  3-1: 3D TaurusTM DC parameters extraction as a function of gate diameter. 
 Lo=20nm Lo=40nm Lo=60nm 
Vth (V) @ VDS=0.1V 0.37 0.48 0.5 
Vth (V) @ VDS=1V 0.44 0.49 0.6 
S (mV/dec) @ VDS=1V  104.8 74.3 64.4 
gm-max  (µS/µm
2) @ VDS=0.1V  5.58 13 18 
DIBL (mV/V) 77.8 11.1 111 
VON (V) 1.1 1.15 1.26 
VOFF (V) 0.11 0.16 0.27 
ION (A/µ m) 9.48×10-6 1.71×10-5 2.67×10-5 
IOFF(A/µ m) 2.27×10-9 1.45×10-11 9.76×10-13 
 
ON and OFF currents and voltages in Table  3-1 are obtained using Equation  3-1. The ON 
current and voltage extracted from is the minimum current and voltage required to turn the 
device ON and the OFF current and voltage calculated using Equation  3-1 corresponds to the 
maximum voltage and current at which the device turns OFF. However, in a circuit where 
there is a mixture of devices with different ON and OFF voltage and current values, a unique 
ON and OFF condition is required.  In this work the following methodology is used:    
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 Equation  3-1 
  
And ION-total and IOFF-total are calculated accordingly. 
From the results shown in Table  3-1 at VON-total=1.26V the level of the ON current improves 
approximately 1.7× for each 20nm increase in the SGrFET gate diameter. At the same time 
the OFF current reduces from 22.7nA/µm to 0.98pA/µm at VOFF-total=0.11V.  
3.2.2 Reducing the Gate-Drain Capacitance in SGrFETs 
 
Gate-drain capacitance (output capacitance) is made up of two distinct components: gate-
drain channel capacitance and the gate drain overlap capacitance. The capacitor couples the 
input to the output node in CMOS inverters. This results in some undesirable effects such as 
feed-forward effect and Miller effect. The feed-forward effect induces a large electric field at 
the drain end [50]. The Miller effect results in the multiplication of the gate-drain capacitance 
with the input current during the output switching. This will produce over/under shoots in the 
output voltage when the device is about to change the status from ON/OFF to transient state. 
Large over/undershoot creates large delay. The value of this capacitance is important in the 
design of high frequencies amplifies such as RF ICs. It can be formulated as[51]: 
 
)()( DSDS VsemipassmetVgd
CCCC ++=  Equation  3-2 
 
Cmet and Cpass are independent of VDS, Cmet represents the capacitance of the gate and drain 
area and Cpass the coupling between gate metal and the semiconductor through Si3N4 
passivation. Csemi is the VDS dependent part of the gate-drain capacitance. Therefore, Cgd can 
be reduced through its bias independent parameters (Cmet and Cpass) by changing the gate 
geometry [52] by reducing the fringe parts in T-gate MOSFET or changing the gate oxide 
dielectric constant. Also for finFETs and MOSFETs, a gate-drain shield is used to reduce the 
gate-drain capacitance as reported in [53, 54]. It will be shown in this section that the multi-
geometrical structure of the SGrFET provides the opportunity to modify Cgd to improve 
switching performance of the device.  
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The multi-geometrical parameter of SGrFETs is studied in this section in order to use the 
device in an asymmetric configuration to reduce the Miller capacitance (Cgd). It will be 
shown in chapter 4 that this asymmetric device can be used to improve SGrFET-based 
CMOS circuit switching characteristics. Figure  3-4 shows four different SGrFET structures. 
Figure  3-4(a) shows a symmetric SGrFET with all gates having an oxide thickness of 2nm and 
cylinders of 30nm; in Figure  3-4(b) all the gate cylinders diameters and gate oxide thicknesses 
are the same as in (a) but the drain side gate cylinders are shifted 15nm towards the source; in 
Figure  3-4(c) all the gate diameters are identical but the gate oxide thicknesses in the drain 
side are two times larger than the one on the source side and in Figure  3-4(d) all the gate oxide 
thicknesses in the device are equal to 2nm but the gate cylinder diameters on the drain side 
are 15nm (half the value of the one on the source side). In terms of fabrication and feasibility, 
small size gate cylinders can be fabricated using e-beam lithography. Asymmetric gate oxide 
can be created using Argon as a ion bombardment to enhance the gate oxide etch rate (Ar-
IBBE) [28].  The SiO2 thickness, ion energy and dose can be adjusted so that the Ar ions do 
not damage the Si channel. In terms of simulation, 3D TaurusTM AC analysis is carried out to 
study the Cgd behaviour of SGrFET.   Linear small signal AC analysis is used by specifying 
an iterative matrix solver [54] to solve for the initial bias condition. The single carrier 
coupled equation is used to ramp up the gate voltage when the drain current is kept constant 
at VDS=0.1V. VDS is kept low due to an abrupt profile between the channel (1×10
-15) and the 
source/drain areas (1×10-20). A larger drain voltage applied across an abrupt semiconductor 
profile causes unrealistic calculation of gate-to-source/drain capacitance values. The large 
VDS can be applied if a gradual doping profile was used by selection of Gaussian profile for 
the drain/source areas. This requires a larger area to be simulated for the drain/source regions 
which increases a number of the mesh nodes and consequently the simulation time. Since in 
this work the main purpose is only to show the performance of Cgd as a function of gate 
cylinders geometry, low gate drain voltage with abrupt channel to source/drain area is 
adopted.  
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Figure  3-4: (a) all gate diameters and oxide thicknesses are the same with L0=30nm and 
tox=2nm. (b) all oxide thicknesses are the same as in (a) but, the drain side gate cylinders are 
shifted 15nm towards the source side (LGD) (c) all the gate diameters are the same as in (a), 
but the drain side gate oxide is two times the ones on the source side (d) all the gate oxide 
thickness are the same as in (a), but the drain side gate diameters are the half of the ones in 
the source side. The source and the drain areas are highly doped (red) and the channel area is 
lowly doped (blue). 
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(a) 
 
(b) 
Figure  3-5: 3D TaurusTM simulations for SGrFET structures shown in fig. 4-4 (a) AC analysis 
- CGD vs. VGS (b) DC analysis – IDS vs. VGS [(a), (b), (c) and (d) refer to Figure  3-4] 
 
Figure  3-5 shows the AC and DC analysis results of the SGrFET for the different device 
structures shown in Figure  3-4. The AC analysis shows the variation of the gate-drain 
capacitance as a function of gate voltage and the DC analysis show the transfer characteristics 
of the devices. Figure  3-5(a) shows the reduction in Cgd is achieved by making a change in the 
drain side gate cylinders while the source side gate cylinders are constant in terms of 
dimension and location. From the AC analysis, the gate-drain capacitance reduces 
significantly for the device with the drain side gate cylinders diameters set to have half of the 
value of the ones on the source side while the other DC characteristic remain almost constant 
in terms of sub-threshold slope and the level of the ON and OFF current as seen from the 
transfer characteristics Figure  3-5(b). This shows that an asymmetric SGrFET can still 
maintain a good control of the gate over the channel. This means that a change in one 
geometrical parameter to improve specific device characteristics does not degrade or change 
device performance. Also the results from the DC characteristics suggest that reduction in the 
Liner will result in a slight enhancement of the ON and OFF current level. The reasoning is the 
same as given in section 2-2 where an increase in the gate cylinder diameter results in a 
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reduction in Liner and prevents the majority carriers to travel in between the two gate cylinders 
rows on the sides of the channel along their way from the source to the drain area (white 
rectangular area on Figure  3-3 ).   
 
3.2.3 Top Gate Impact on the SGrFET Characteristics 
  
As shown in the 3D schematics of the SGrFET (Figure  1-15), gating action in SGrFETs is 
controlled by the gate cylinders that are connected via a top metal contact. This latter can 
generate a top gate action. Theoretically, the control of this top gate on the carriers in the 
channel is negligible compared to the control of the gate cylinders. As explained in chapter 1, 
the SGrFET operation is based on the degree of the depletion in the channel. In general, the 
depletion width created by a single gate contact is calculated using [9]: 
 
A
ss
depl
qN
W
ψε
=
 
 Equation  3-3  
Where, sψ is the surface potential. Therefore, for the top gate to turn off the SGrFET 
completely as a result of the depletion region extension from the top into the channel, Wdepl 
should be equal to the body thickness. Otherwise the device acts as a PD-SOI rather than a 
FD-SOI device. However, the cylindrical gates pinch the channel off by 2Wdepl in both the 
vertical and horizontal direction. This means that gate cylinders turn off the SGrFET device 
much faster than top gate cylinder.  Also it should be noted in SGrFET the top gate insulator 
layer (SiO2+Si4N3) is thicker that the gate cylinder insulator (SiO2). Therefore, thinner 
insulator for gate cylinder than that for the top gate results in the better control of the gate 
cylinders over the channel than top gate.  Figure  3-6 shows the transfer characteristics of a 
depletion mode MOSFET and SGrFET with and without top gate and with identical device 
dimensions. A comparison between depletion mode MOSFET and SGrFET without top gate 
shows that SGrFET without top gate has considerably better sub-threshold slope and 
therefore can turn off the device with lower OFF current than depletion mode MOSFET. Also 
from DC simulations, SGrFET with top gate does not show better device performance than 
SGrFET without top gate. SGrFET with and without top gate shows an identical sub-
threshold slope and ION/IOFF. These comparisons show gate cylinders are adequately 
sufficient in order to turn a device ON and OFF in terms of DC simulations.  
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Figure  3-6: Transfer Characteristics of SGrFET as a function of Top gate using 3D TaurusTM 
Simulator  
 
Figure  3-7 shows the TaurusTM AC simulations of the gate-drain capacitance versus gate 
voltage for SGrFET with/without top gate and depletion mode MOSFET at VDS=1V. The 
results indicate that in saturation region SGrFET with top gate has considerably larger gate-
drain capacitance than SGrFET without top gate. Also, the gate-drain capacitance of the 
depletion mode MOSFET is calculated and then added to gate-drain capacitance of the 
SGrFET device without a top gate. The results show that the gate-drain capacitance curve of 
SGrFET with top gate as a function of gate voltage is similar to the sum of gate drain 
capacitance of SGrFET without top gate and depletion mode MOSFET devices. Therefore, 
from both AC and DC simulations shown in Figure  3-6 and Figure  3-7, it can be concluded that 
the top gate in SGrFET does not improve the switching characteristic of SGrFET and has a 
negative impact on gate-drain capacitance which results in an increase in Miller effect. The 
impact of top gate reduces in SGrFETs by introducing relatively thick silicon nitride layer as 
field oxide under the top metal.  
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Figure  3-7: Gate-drain capacitance vs. gate voltage as a function of top gate for the SGrFET 
in comparison with a depletion mode MOSFET. 
 
3.3 Double Gate Structure 
 
Multi-gate transistors are one of several strategies being developed by CMOS semiconductor 
manufacturers to create ever-smaller microprocessors and memory cells, colloquially referred 
to as extending Moore’s law [55].  In an ever increasing need for higher current drive and 
better short-channel characteristics, silicon-on-insulator MOS transistors are evolving from 
classical, planar, single-gate devices into three-dimensional devices with multiple gates 
(double-, triple- or quadruple-gate devices). Figure  3-8 shows the SOI family tree and creation 
of multi-gate FET devices [56].  The first double gate SOI MOSFET device invented in 1984 
was called XMOS [57]. A paper published on this very first double gate MOSFET predicts 
good short channel characteristics for these kinds of devices. The first double-gate device was 
fabricated in 1989 [58]. This process was the initiation of the later implementation of vertical 
channel devices including finFET[59], multi-fin double gate MOSFET[60], triangular-wire 
SOI MOSFET [61] and the delta-channel SOI MOSFET[62].  All-gate-around is the best 
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theoretical three-gate MOSFET structure which offers the maximum possible gate control 
over the channel for a single channel device (unit cell device) such as CYNTHIA – 
Cylindrical Thin-pillar Transistor[63]. 
 
 
Figure  3-8: MOSFET Family Tree [56]. 
 
The SGrFET can be used with a maximum of four independently driven gates for a single 
channel (unit cell of the device). More gate fingers can be added by increasing the number of 
unit cells. In this section, a unit cell SGrFET is used as a double-gate device. In the first part 
of this section, two different double-gate SGrFETs will be studied. In the second part, two 
different double gate finFETs are simulated using TaurusTM. In the last part of this section, 
the DC characteristic of the double-gate SGrFET is compared with the simulated double-gate 
finFET. 
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3.3.1 Independently Driven Double-Gate SGrFET 
 
A unit cell SGrFET is comprised of four half-cylindrical gate electrodes. Therefore a 
combination of each two of these half-cylindrical gate electrodes results in a double gate 
device. Two different double gate configurations are proposed. The first double-gate device is 
built by connecting gate cylinders along the device channel length which is called 
“Connected Along the channel Length” (CAL). The second double-gate device configuration 
is obtained by connecting the gate fingers across the channel width which is called 
“Connected Across the channel Width” (CAW). The schematic 2D structure of these two 
double-gate devices is shown in Figure  3-9. 
 
 
 
 
 
 
 
 
 
 
Figure  3-9: Schematic of double-gate SGrFET (a) Connected Across the channel Width 
(CAW) (b) Connected Along the channel Length (CAL). 
 
3D TaurusTM simulations of CAW and CAL devices are carried out for devices with a source 
to drain distance of 70nm, effective device width of 34nm, gate oxide of 2nm and gate 
cylinder diameters of 20nm. Transfer characteristics of the both double-gate devices are 
plotted under a condition of one gate constant and the other one sweeps between 0 and 3V. 
For the transfer characteristics shown in Figure  3-10, the drain voltage is 1V. The constant 
values set to be high (VDD=1V) or low (VDD=0V). The low and high values are specified 
based on the CMOS logic high (VDD) and low (ground) values and extracted from Equation 
 3-1.  
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(a) 
 
(b) 
Figure  3-10: Transfer Characteristics of Double-Gate SGrFETs in two different gate circuit 
configurations of (a) CAW – Figure  3-9(a) with symbolic graph and solid lines related to 
right and left y-axis respectively (b) CAL –Figure  3-9 (b) – i is the number of the gate rows 
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Table  3-2 summarizes three DC parameters values extracted from the transfer characteristics 
of Figure  3-10, which are in particular important for switching characteristics of a double-gate 
device.  Two sorts of comparisons are carried out in this study. The first one is focused on the 
comparisons between the CAW and CAL double-gate configuration. The CAL configuration 
shows a higher ION/IOFF while VG1 (or VG2) is kept low (0V), while CAW shows a larger value 
for ION/IOFF when VG1 (or VG2) is kept high (1V). In terms of ION/IOFF, CAL shows a higher 
value than CAW. However, the CAW device, independent of which gate row is kept 
constant, shows considerable smaller value for sub-threshold slope. The second comparison 
focuses only on the CAW device and the choice of the gate row to apply the constant voltage. 
The results indicate that keeping the drain-side gate row (G1) at a constant voltage results in a 
better sub-threshold slope than that of a constant voltage on the source side gate row. This 
result is perfectly matched with the fundamental idea of the SGrFET design which is based 
on screening the source from the drain. By keeping G1 constant in CAW, a constant screening 
is provided during the switching of the source side gate cylinders. 
 
Table  3-2: DC Parameter extracted for double-gate SGrFETs using 3D Taurus simulations. 
 
 
3.3.2 Independently Driven Double Gate finFET 
 
In this section the 3D TaurusTM simulator is used to simulate two double gate finFETs 
working in two different operational modes: formation of inversion layer, degree of depletion 
region. Figure  3-11 shows the top view of two finFET devices, the classical double gate 
finFET (Figure  3-11a) and the four-gate finFET (Figure  3-11b).  The classical n-type double 
gate finFET has an N+P-N+ doping profile and is working based on the creation of two 
inversion layers under each gate electrodes. The four-gate finFET has a N+N-N+ doping 
profile and operates similar to the SGrFET. The device dimensions for both finFETs are 2nm 
 CAW CAL  
VG VG1=0V VG1=1V VG2=0V VG2=1V VG1=0V VG1=1V 
Vth@VDS=1V -0.03 0.2 1.13 0.18 0.42 -0.34 0.3 
S (mV/dec) 101 70.6 249 71.4 105.2 1261 61.5 
ION/IOFF 66.1 3186.3 18.9 9103.6 29259 1.91 60185 
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gate oxide, 70nm gate length, 10nm channel width and 5nm channel height. Channel height, 
channel width and gate length are adopted in order to satisfy the optimum finFET device 
performance equation. (Equation  1-13). 
 
Figure  3-11: (a) Double-Gate (normal) finFET. (b) 4-Gate finFET similar to the SGrFET. 
The fin width is the same for both finFETs. 
 
DC Transfer characteristics of these two different double finFET configurations are shown in 
Figure  3-12 for VDS=1V. Similar to the CAW double gate SGrFET, the 4-gate finFET shows 
four different transfer characteristics depending on which of the gate electrodes (G1 or G2 on 
Figure  3-11(b)) remains constant. The conventional double gate finFET (Figure  3-11 (a)), is 
symmetric thus there is no difference between which of the gates to be kept constant, 
therefore, two transfer characteristics are obtained. Also, the transfer characteristics of a 
single gate device (the same voltage on G1 and G2) of each double gate finFET are shown 
with VG notation.  
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(a) 
 
(b) 
Figure  3-12: Transfer characteristics for: (a) 4-gate finFET - DC sweeps as in Figure  3-11(b) 
– (b) normal finFET -  DC sweep of one gate with the other gate voltage constant as in Figure 
 3-11(a). VDS=1V. Gates G1 (=VG1) and G2 (=VG2) are as defined in Figure  3-11. 
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DC parameters corresponding to these double gate finFETs are extracted and summarised in 
Table  3-3. The DC performance of the 2-gate and 4-gate finFET devices when all gates swing 
together are similar (VG in Table  3-3). However, the 4-gate finFET shows better device 
performance than the 2-gate finFET when one input is kept constant. In the 2-gate finFET, 
when one input is kept high, the device does not enter OFF state because the constant high 
input keeps half of the device always ON, resulting in poor sub-threshold slope. In the 4-gate 
finFET, the sub-threshold slope degrades when one input is kept low (0V). This is because 
half of the channel is under control of the gate electrodes and carriers can travel in a direct 
path from the source to drain area. However, carrier concentration reduces considerably when 
they get to the part of the channel under the gate electrodes biased at 0V. This part of the 
channel under the gate electrode with 0V has OFF state due to the extension of the depletion 
region which results in a degradation in sub-threshold slope.   
 
Table  3-3: DC parameters extracted for double-gate finFET from the transfer characteristics 
of Figure  3-12 
 
 
3.3.3 Comparison between Double-Gate SGrFET and 
finFET 
 
In order to evaluate the differences between the double-gate SGrFET and double-gate finFET 
Table  3-2 and Table  3-3 are copied here. From Table  3-4 and  
Table  3-5, it is concluded that the CAW configuration shows a better double gating 
performance compared to the CAL device configuration in SGrFETs. The CAW double gate 
SGrFET shows almost identical sub-threshold slope as the 4-gate finFET and better ION/IOFF. 
Therefore, the CAW-SGrFET shows a better DC performance than the double-gate finFETs. 
Better performance of the double gate SGrFET in comparison with its identical double gate 
finFET (4-gate finFET) is due to its cylindrical gate electrodes and radial gating action. The 
 4-gate finFET 2-gate finFET 
VG1=0V VG1=1V VG2=0V VG2=1V VG VG1=0V VG1=1V VG 
Vth@VDS=1V -0.05 0.19 -0.13 0.18 0.22 0.36 -4.9 0.25 
S (mV/dec) 101.4 67.5 311 68.9 63.6 95.6 12112 62.7 
ION/IOFF 10.78 6213 5.25 3026 32609 33043 1.18 38768 
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cylindrical gate electrodes penetrate into the silicon channel and maintain the gate control all 
the way down through the silicon channel thickness up to the BOX. The radial gating action 
of the gate cylinders in the SGrFET extends the gate control over the carrier motion in 
between two gate rows (G1 and G2) while in the 4-gate finFET, due to its vertical gating 
action, the carrier motion in between two gate rows (G1 and G2) is uncontrolled and therefore 
degrades the ON current.   
 
Table  3-4: Double gate SGrFET DC Parameter Extraction for CAW and CAL device 
Configuration 
DC Para. CAW-SGrFET CAL-SGrFET 
VG1=0V VG1=1V VG2=0V VG2=1V VG1=0V VG1=1V 
Vth@VDS=1V -0.03 0.2 1.13 0.18 0.42 -0.34 
S (mV/dec) 101 70 249 71 105.2 1261 
ION/IOFF 66.1 3186.3 18.9 9103.6 29259 1.91 
 
Table  3-5: Double-gate finFET DC Parameter Extraction for 4-gate and 2-gate device 
Configurations 
DC Para. 4-gate finFET 2-gate finFET 
VG1=0V VG1=1V VG2=0V VG2=1V VG1=0V VG1=1V 
Vth@VDS=1V -0.05 0.19 -0.13 0.18 0.36 -4.9 
S (mV/dec) 102 68 311 69 95.6 12112 
ION/IOFF 10.78 6213 5.25 3026 33043 1.18 
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3.4 Small Signal Model 
 
Continuous scaling of CMOS technology has now reached a state where an accurate small 
signal equivalent circuit of a FET, in terms of both frequency and noise, is a critical 
requirement for circuit designers. The small signal circuit of conventional MOSFETs is 
studied in many publications [9, 64-66]. A small signal equivalent model for double-gate 
finFETs is also proposed in some publications  [67, 68]. In order for the SGrFET to be used 
in circuit design it also needs an equivalent circuit. In this chapter a simple technique is used 
to compare the small signal elements extracted from TaurusTM directly with the ones 
calculated using Y-parameters generated by TaurusTM simulator. A brief background is 
provided on the small signal equivalent circuit of MOSFETs and its parameter extraction. 
The small signal equivalent model for double gate finFET, proposed by other works [67], is 
introduced. Finally a small signal equivalent model for the SGrFET, based on MOSFET and 
double-gate finFET models, is presented. Small signal elements and Y-parameters are 
extracted using TaurusTM. Then, the validity of the small signal circuit is examined by 
comparing the small signal elements extracted directly from TaurusTM and the ones calculated 
from the Y-parameters using the proposed circuit to define the relationship between Y-
parameter and the small signal circuit components.    
 
3.4.1 The Methodology Used to Validate the Small 
Signal Circuit 
 
The method used to predict the small signal equivalent circuit of a device involves the 
extraction of Y-parameters, capacitor and trans-conductance values. TaurusTM/MediciTM can 
be used to extract Y-parameters between device terminals using AC simulations. The Y-
parameters are traditionally used to describe a device and network characterisation by 
defining the input/output voltage-current relationships as are shown in Equation  3-4. Figure 
 3-13 shows a two-port network such as for a MOSFET. Terminal 1 represents gate and 
terminal 2 the drain contact. The source terminal is set to common (ground).  
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Figure  3-13: A 2-port Network with the definition of input and output currents and voltages. 
 
By applying a small signal input to this network and then measuring the reflected and 
transmitted signal, Y-parameters can be calculated from the resulting current to voltage 
ratios. Therefore the device under the test (DUT) can be characterised using complete Y-
parameter matrix as: 
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The process of parameter extraction of the small signal equivalent circuit of the DUT can be 
achieved by finding the relationship between each circuit element and the extracted Y-
parameters.  
TaurusTM/MediciTM can also be used to extract the capacitance values between the device 
terminals using AC simulations and trans-conductance values using DC simulations. In 
TaurusTM/MediciTM there is no relationship defined between the extracted capacitors and Y-
parameters values. This means that no particular model is defined in the TCAD simulators to 
formulate the relationship between the extracted Y-parameters and capacitance values. 
T2 
I2 I1 
T1 2-Port 
Network 
V1 V2 
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Therefore, a proposed equivalent circuit can be used to relate Y-parameters to the equivalent 
circuit parameters of a device as shown in Figure 3-14. To validate this methodology it is first 
used for the conventional MOSFET and then for finFET and SGrFET in the following 
sections.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure  3-14: A flowchart shows the methodology used to validate the small signal equivalent 
circuit of a FET using TaurusTM/MediciTM Simulators. 
 
3.4.2 MOSFET Small Signal Characteristics 
 
The low frequency small signal circuit of the conventional n-channel MOSFET is shown in 
Figure  3-15 [9]. This model is the most common small signal equivalent circuit because of the 
balance between accuracy and complexity. A small signal equivalent circuit linearizes the 
operation of the MOSFET around a DC bias point. This is valid as long as the AC signals 
applied to gate and drain are small in amplitude.  
TCAD Simulation 
(Taurus/Medici) 
AC Simulation DC Simulation 
Trans-conductance 
Values 
Capacitor Values 
between 
Terminals 
Y-Parameters 
between 
Terminals 
Rules to define the relationship 
between Y-parameters and Small 
signal elements (Equivalent Circuit) 
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This model contains two gate capacitances, CGS, and CGD, and one drain to source 
capacitance, CDS. The ohmic contact resistances and substrate capacitances are removed from 
this model for simplicity. To make the equivalent circuit more accurate, some models contain 
the dc characteristics of the substrate junction with leakage currents. In standard bulk 
MOSFETs these substrate currents are small as long as the junction with the bulk remains 
reverse biased. The contact ohmic resistances are normally small so they can be neglected.  
The trans-conductance gm, and gmb and the output conductance gds can be derived from the 
following equations [9]: 
DSBS VV
V
I
g
GS
D
m ,∂
∂
=     Equation  3-5                                                                
DSBS VV
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Equation  3-6                                                                   
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g d
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Equation  3-7  
 
The overall small signal analysis is used to determine circuit behaviour by providing 
linearized components of the device that are determined by the device characteristics in one 
bias point. Since the modelling of the five small signal capacitors has proven to be a difficult 
task, in many simulation programs, these five capacitors are modelled by determining the 
corresponding charges associated with each capacitance QGD, QGS, QGB, QBD, and QBS by 
numerical integration [9].  
 
Figure  3-15: Small signal equivalent circuit of a conventional MOSFET. 
 
The cut-off frequency can be extracted from the current gain, Ai which is obtained from the 
ratio of the AC drain current to gate current. By substituting the transistor in Figure  3-16 with 
the small signal circuit of Figure  3-15 the current gain can be calculated.  
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Figure  3-16: Transistor operation in the saturation region for the calculation of the current 
gain [9]. 
 
For AC analysis all DC voltage supplies are connected to ground. Then the AC current gain 
is given by [9]: 
  
 
 
 Equation  3-8  
The cut-off pulsation ωT is defined as the value of ω where current gain is equal to 1. 
Therefore [9], 
 
gbgs
T
CC
mg
+
=ω    Equation  3-9                                                                   
 
3.4.2.1 MOSFET Equivalent Circuit Validation using 
Taurus
TM
 simulation 
 
Figure  3-17 shows a SOI MOSFET generated using TaurusTM. AC analysis is used to extract 
Y-parameters and capacitor values between three terminals of the device (gate, drain and 
source) as a function of gate voltage. The trans-conductance value (gm) is extracted using DC 
simulations. The full energy balance equation is used and VDS=0.1V. The device dimensions 
are summarised in Table  3-6.  
)( gbgs CC
m
i
gA
+
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ω
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Table  3-6: dimensions are in nm and Work function (W.F) in e.V 
Figure  3-17: SOI MOSFET with gate oxide (tox), the actual width of the device (W) source 
too drain distance (LSD), gate length (Lg), Buried Oxide (BOX) and Gate metal work function 
(W.F)  
 
The small signal circuit elements in Figure  3-15 can be evaluated from the real and imaginary 
parts of the simulated admittance parameters. The following equations are used to extract the 
corresponding components of interest [66]. 
 
ω
)Im( GG
GG
Y
C =
   
GDGSGG CCC +=  
ω
)Im( GD
GD
Y
C −=
 
Equation  3-10
 
)Re( DGm Yg =    02)Re( == ωDDds Yg  
 
These values, extracted from Y-parameters, are compared with the capacitance and trans-
conductance values extracted directly from TaurusTM. gd is not calculated as the parameters 
are extracted as a function of VGS with VDS=0.1V, where in order to calculate gd, it is required 
to run the AC and DC simulation as a function of VDS with a fixed value on VGS.  
Figure  3-18 shows the result of this comparison. As was expected, the small signal equivalent 
circuit defines the relationship between the extracted Y-parameters and the equivalent circuit 
component precisely.  
Parameters Value 
Lg 70 
LSD 70 
W 34 
tox 2 
BOX 50 
W.F 4.5 
D 
G 
116 
 
 
(a) 
 
(b) 
 
(c) 
Figure  3-18: Small signal parameter extraction for SOI MOSFET – the full line shows the 
small signal component extracted using Y-parameters and marks show the small signal 
component extracted directly from TaurusTM (a) CGD vs. VGS. (b) CGS vs. VGS. (c) gm vs. VGS. 
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3.4.3 FinFET Small Signal Circuit 
 
The proposed small signal circuit in literature for single and double gate finFETs in strong 
inversion is shown in Figure  3-19[67].   
 
 
Figure  3-19: Small signal equivalent circuit for finFET (a) single-gate device (b) double gate 
device [67]. 
 
Rg1, Rg2, Rs and Rd are the gate, source and drain resistance; Cgd, Cgd1 and Cgd2 are intrinsic 
gate-drain capacitances and Cgs, Cgs1 and Cgs2 are the intrinsic gate-source capacitances; gds is 
the small signal source-drain conductance. Cds is the drain-source capacitance. gm is the trans-
conductance. Note that the single gate equivalent circuit is similar to that proposed for the 
classical MOSFET. The double-gate finFET small signal equivalent circuit is a revised 
version of the equivalent circuit for the single-gate device by adding a distributed parasitic 
network (Rg2, Cgs2 and Cgd2) in parallel with the distributed active part of the device. The 
double-gate finFET in relation to the single-gate finFET equivalent circuit model is only 
valid when [67]: 
 
 21 ggg RRR ≈≈  
21 gdgdgd CCC +=  
Equation  3-11 
21 gsgsgs CCC +=  
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However, this double-gate finFET equivalent circuit is not sufficient to model the resonances 
observed at high frequencies in the FinFET [67]. Another small signal equivalent circuit is 
proposed for finFET to model the DIBL effect in short channel MOSFET by introducing a 
capacitor between the source to drain terminal [68]. 
 
3.4.3.1 FinFET Equivalent Circuit Validation using Taurus
TM
 
simulation 
 
Similar to previous section, an independently driven double gate finFET is simulated using 
TaurusTM. The device structure and dimensions are shown in Figure  3-20 and  
 
Table  3-7 respectively. Y-parameter and capacitor values are extracted using AC and trans-
conductance value is calculated using DC simulation.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Table  3-7: dimensions are in nm and Work function (W.F) in e.V 
Figure  3-20: finFET with gate oxide (tox), the actual width of the device (W), source too drain 
distance (LSD), gate length (Lg), Field Oxide (FOX), Buried Oxide (BOX) and Gate metal 
work function (W.F) 
 
The following equations are used to extract the small signal component out of the Y -
parameters.  
Parameters Value 
Lg 70 
LSD 70 
W 10 
tox 2 
FOX 50 
BOX 50 
W.F 4.5 
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)Re()Re( 21 DGDGm YYg +=  Equation  3-12 
 
Where i refers to the gate number (i=1 or 2). 
These equations are obtained using the proposed small signal equivalent circuit shown in 
Figure  3-19(b). The comparison is shown in Figure  3-21. The results show an exact match in 
CGD and gm calculation between the small signal component extracted directly from Taurus
TM 
and the one using Y-parameter and the proposed circuit. However, there is a slight difference 
in CGS value in the sub-threshold region. 
 
 
 
 
 
 
 
 
 
 
 
 
 
120 
 
 
(a) 
 
(b) 
 
(c) 
Figure  3-21: Small signal parameter extraction for SOI finFET – full line shows the small 
signal component extracted using Y-parameters and marks show the small signal component 
extracted directly from TaurusTM (a) CGD vs. VGS (b) CGS vs. VGS (c) gm vs. VGS 
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3.4.4 SGrFET Small Signal Circuit 
 
In the previous work on SGrFETs, a small-signal model of a conventional planar MOSFET 
was assumed for single-gate SGrFETs and intrinsic elements were extracted accordingly [5]. 
In this study, a more accurate small signal equivalent circuit is proposed for a unit cell of the 
SGrFET with the gate contacts driven independently as shown in Figure  3-22(b). This model 
can be extended to use in a multi-cell device. In both models shown on Figure  3-22, the 
intrinsic parts of the device are only considered.  It is then assumed that all extrinsic 
capacitances, inductances and resistances related to terminal’s interconnects were removed 
from the calculation. The model shown in Figure  3-22(b) is constructed based on the circuit 
for double gate finFETs [67] where a gate-to-source and a gate-to-drain capacitance are 
added to the basic conventional small signal equivalent circuit for each gate cylinder in the 
unit cell of the device.  
gmVGS gd
CGD
CGS
CDS
+
-
VGS
D
S
G
 
(a) 
 
(b) 
Figure  3-22: Small signal equivalent circuit for one unit cell of the SGrFET (a) for a single 
gate device (b) for a multi-gate device. Component symbols are as for conventional 
MOSFETs. 
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3.4.4.1 SGrFET Equivalent Circuit Validation using 
Taurus
TM
 simulation 
 
Figure  3-23 shows the simulated SGrFET device with the device dimensions summarised in  
 
Table  3-8. The small signal parameter calculated for top gate terminal is ignored as the 
relatively thick field oxide isolates the top gate impact on the source and drain areas. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table  3-8: dimensions are in nm and Work function (W.F) in e.V 
Figure  3-23: SGrFET with gate oxide (tox), Gate cylinders diameters (Lo), the distance 
between Gate1(3) and Gate 2(4) (Weff), the actual width of the device (W), the distance 
between Gate1(2) and Gate 3(4) (Liner),  source to drain distance (LSD), gate length (Lg), 
Field Oxide (FOX), Buried Oxide (BOX) and Gate metal work function (W.F). 
 
The following equations are used to extract the small signal component out of the Y-
parameters.  
 
ω
)Im( GiGi
GiGi
Y
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GiDGiSGiGi CCC +=  
ω
)Im( GiDi
GiDi
Y
C −=
        
)Re()Re()Re()Re( 4321 DGDGDGDGm YYYYg +++=  Equation  3-13 
Parameters Value 
LSD 70 
W 34 
Weff 10 
tox 2 
Lo 20 
FOX 50 
BOX 50 
W.F 4.5 
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Where i refers to the gate number (i=1, 2,3 or 4). 
These equations are obtained using the proposed small signal equivalent circuit shown in 
Figure  3-22(b). The comparison results are shown in Figure  3-24.  
  
(a) 
  
(b) 
 
(c) 
Figure  3-24: Small signal parameter extraction for SGrFET - full line shows the small signal 
component extracted using Y-parameters and marks shows the small signal component 
extracted directly from TaurusTM (a) CGD vs. VGS (b) CGS vs. VGS (c) gm vs. VGS. 
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The results show that all gate-drain capacitance and trans-conductance values related to the 
four independent gate terminals are in a good agreement with the proposed equivalent circuit. 
However, there is a difference in gate-source capacitance calculation between the values 
extracted from Y-parameters and the one calculated directly by TaurusTM. The same 
difference was observed for CGS in the double-gate finFET.  In both of the devices, CGS 
calculated directly from TaurusTM have larger values than that extracted from Y-parameters.  
One superior feature in the proposed equivalent circuit of the SGrFET compared to the other 
FETs described is its ability to overcome DIBL. The drain side gate cylinders effectively 
shield the impact of drain-channel junction on the source-channel junction. This can be 
explained by the stronger gate-drain capacitance produced by the gate-cylinders row close to 
the drain area than that close to the source. As shown in Figure  3-24(a) CG3D / CG4D have a 
larger value at each gate voltage than CG1D / CG2D. 
For a more accurate SGrFET small signal equivalent circuit, one can take into account the 
impact of capacitors between gate contacts as shown in Figure  3-25. The capacitances between 
gate contact terminals of the simulated device are shown in Figure  3-26. 
 
(a)                                                           (b) 
Figure  3-25: Schematic of interconnect gate contact capacitances in an SGrFET (a) Top view 
(b) side view. 
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(a) 
 
                                 (b)                                                                (c) 
 
                                  (d)                                                               (e) 
Figure  3-26: SGrFET capacitance values between gate cylinders (a) Capacitance between 
gate contact X and top gate (G) (b) Capacitance between gate contact X and gate cylinder 
(H1) (c) Capacitance between gate contact X and gate cylinder (H2) (d) Capacitance between 
gate contact X and gate cylinder (H3) (e) Capacitance between gate contact X and gate 
cylinder (H4) – The following colour coding are defined CGX ( ), CH1X ( ), CH2X ( ), 
CH3X ( ) and CH4X ( ) where X=G, H1, H2, H3 and H4  
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A comparison between these values shows the following relationship: 
 
CH1H4=CH2H3   CH1H3=CH2H4   CH3H4=CH4H3 
CH4H1=CH3H2   CH3H1=CH4H2   CH1H2=CH2H1 
 Equation  3-14 
As stated earlier the conventional MOSFET small signal equivalent circuit is adopted for 
single gate SGrFET. The relationship between the CGS, CGD on Figure  3-22(a) with CGiS and 
CGiD (i=1, 2, 3, 4) on Figure  3-22(b) are as follows:  
 
CGS=CG1S+CG2S+CG3S+CG4S 
CGD=CG1D+CG2D+CG3D+CG4D 
 Equation  3-15 
  
However, for the total gate capacitance, it is important to take into account the capacitance 
values between the gate contact terminals. The following relationship satisfies the 
relationship between CGG which is the total gate capacitance of a single gate SGrFET and 
CGiGi 
 
CGG= CHiHi+CXHi+CHiX 
 Equation  3-16 
  
Where i=1,2,3,4 and top gate and X represent top gate, H1, H2, H3 and H4. The relationship 
between the small signal component of a single gate SGrFET and independent driven device 
is shown on Figure  3-27. The results show the validity of Equation  3-15 and Equation  3-16. 
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(a) 
  
(b)                                                                 (c) 
Figure  3-27: The relationship between capacitance values of circuit in Figure  3-22(a) and 
Figure  3-22(b) using the equation sets Equation  3-15 and Equation  3-16(a) Total gate 
capacitance vs. VGS (b) Total gate-source capacitance vs. VGS (c) Total gate-drain capacitance 
vs. VGS 
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3.5 Conclusion 
 
In this chapter TaurusTM AC and DC simulations are used to investigate some of the 
geometrical parameters of SGrFET which have a direct influence on transient and switching 
characteristic of the device. SGrFET multi-geometrical parameters were used and compare 
with finFET. Based on the simulation, SGrFET shows robust electrical characteristics both as 
a single/double-gate device and symmetrical/asymmetrical device.  
In terms of single gate device benchmarking, the following results can be concluded: 
 
• DC simulations show that apart from channel thickness and width, an increase in gate 
cylinders diameter results in a considerable improvement in ON and OFF current. The 
level of the ON current improves approximately 1.7× for each 20nm increase in the 
SGrFET gate diameter. At the same time the OFF current reduces from 22.7nA/µm to 
0.98pA/µm.  
• Some asymmetrical device structures were studied using AC simulation and it was 
shown that gate-drain capacitance can be reduced through some geometrical changes 
in the drain side gate cylinder’s size and location. From the AC analysis, the gate-
drain capacitance reduces significantly for the device with the drain side gate 
cylinders diameters set to have half of the value of the ones on the source side while 
the other DC characteristic remain almost constant in terms of sub-threshold slope and 
the level of the ON and OFF current. The feasibility of its fabrication process was 
introduced using already establish fabrication procedures.  
• The top gate shows no impact on the SGrFET DC performance and gate cylinders can 
turn ON and OFF the device completely and SGrFET has considerably sharper sub-
threshold slope than that in MOSFET. However, AC simulation results show that 
SGrFET with top gate increase gate-to-drain capacitance which results in an increase 
in over/undershoot delay in the device switching characteristic.  
In terms of double gate device benchmarking the following results can be concluded: 
 
• Two different double-gate SGrFET are introduced and its DC characteristic is 
investigated, shoing that connecting the gate cylinders across the width (CAW) of the 
device results in a better double gating action in SGrFET than connection the gate 
cylinders along the length (CAL) of the device. 
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• Two different configuration of double gate finFET are introduced. One based on 
conventional double gate finFET and the other based on four separate gate contact in 
a single fin based on SGrFET structure. The 4-gate finFET is introduced to study the 
difference between radial and vertical gating action of SGrFET and finFET 
respectively. The results show that the 4-gate finFET shows a better DC performance 
than 2-gate finFET. 
• The comparison between the DC characteristics of double-gate SGrFET and finFET 
shows that 4-gate finFET shows that the CAW device configuration in SGrFET shows 
a better ION/IOFF ratio than 4-gate finFET. This is due to the radial gating action in 
SGrFET which can cover all of the channel area while in 4-gate finFET the gating 
action is only vertical and the channel area between two row of gate contact are not 
covered. 
 
Also in this chapter a brief background is provided on MOSFET small signal modelling and 
parameter extraction followed by single and double gate finFET small signal model proposed 
by [67]. To investigate the validity of the proposed small signal equivalent circuits the 
capacitance values extracted directly from TaurusTM are compared with the small signal 
components calculated using Y-parameter and the proposed equivalent circuit. The results 
show an exact match in capacitor and trans-conductance values in the SOI MOSFET. In the 
finFET simulation CGD and trans-conductance (gm) extracted from Taurus
TM are consistent 
with the components extracted from Y-parameter calculations. For the double-gate finFET 
equivalent circuit however, there was a slight difference in CGS values. The same 
methodology was used for SGrFETs and a small signal equivalent circuit is proposed for a 
unit cell of the device with the gate contacts driven independently.  Similar to finFETs the 
gate-drain and trans-conductance (gm) values are matched of those extracted from Y-
parameter and the proposed equivalent circuit. There was a difference between the CGiS 
values extracted directly from TaurusTM and the ones calculated using Y-parameters. The 
improvement in DIBL in the SGrFET is explained by evaluating the capacitances between 
the different devices and is shown to be due to the stronger capacitive coupling between the 
drain side gate cylinders and the drain area in comparison with the source side gate cylinders 
and the drain. Finally the relationship between the small signal components in the single gate 
SGrFET equivalent circuit and the independent driven gate device equivalent circuit are 
defined and evaluated.  
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4 Chapter 4: Digital Applications with SGrFETs  
 
4.1 Introduction 
 
The scaling of conventional planar CMOS and simultaneous maintenance of the cutting edge 
performance of Si bulk technology is expected to become increasingly difficult due to 
increasing gate and sub-threshold leakage currents. Multi-gate FETs such as finFET and 
double gate MOSFETs are considered as the most viable candidates to overcome the scaling 
limits while still increasing operation speed and package density by providing a better control 
of the channel by the gate electrodes. We demonstrated in chapter 3 that the unique gate 
configuration and the planar character of SGrFETs make them suitable for digital 
applications with reduced circuit complexity, gate-to-drain capacitance and improved sub-
threshold slope. Therefore, in order to establish the SGrFET as a competitive device for 
digital applications it is important to benchmark its operation against the most popular FET 
devices such as finFET or SOI-MOSFET. In this chapter we will analyse the operation of 
different logic circuits built with SGrFETs and with finFETs and compare their performance 
parameters. 
 
Some constraints are imposed by the TCAD simulator. Due to the upper limit on the number 
of mesh nodes15, the 2D rather than 3D TCAD simulator – MediciTM – is used to simulate a 
FET and use it in circuitry mode to investigate the switching characteristics. The 2D 
simulations are done on the cross sectional plane from the source to drain, parallel to wafer 
surface. As discussed in chapter 2, for a fair comparison in 2D, finFETs and SGrFETs can be 
benchmarked against each other for both single and double gate devices as the operation of 
both can be predicted via a horizontal cross section. For all AC or DC simulations in this 
chapter the hydrodynamic model has been used as the length of the active region of the 
simulated devices is under a quarter micron. However, for all transient analysis, the drift-
diffusion model is used in order to save CPU time and prevent convergence problems. The 
effective electric field and concentration dependent mobility models are used for both finFET 
and SGrFET.  
 
                                                 
15 Maximum number of mesh nodes is 60000. 
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The chapter is organized as follows. The first section compares inverter circuits based on 
single-gate finFETs and SGrFETs. An optimum CMOS circuit is proposed using SGrFETs in 
which their multi-geometrical parameter set was exploited as explained in chapter 3. In the 
next section, independently gated double-gate-complementary finFET and SGrFET circuit 
are benchmarked. A simple SGrFET-based CMOS circuit is proposed that controls the shift 
of the switching voltage of the CMOS’s transfer characteristic. For all of the simulated 
inverters the noise margin, switching speed and power consumption are studied using 
transient analysis. In the third section, three logic gates: NAND, NOR and XOR are built 
based on both finFETs and SGrFETs and transient analysis is performed to find the delay and 
switching speed. Finally in the last section, a tuneable current mirror is proposed using the 
SGrFET’s multi-gate functionality. 
 
 
 
4.2 Complementary and Enhancement/Depletion Mode 
Inverters with SGrFETs and finFETs 
 
In this section we first investigate the classical complementary (CMOS) and all-n-FET 
(Enhancement-Depletion) inverter circuits with both SGrFET and finFET used in single gate 
bias configuration. The classical complementary inverter is comprised of an N- and P- type 
MOSFET each of which working in enhancement mode. It means that the N-type FET has a 
positive threshold voltage and P-type FET a negative threshold voltage. The level of the 
current in a P-type device is always lower than the N-type device independent to the FET 
used. As explained in chapter 1, the only possible way of increasing the level of the current in 
finFETs is by an increase in the number of fins connected in parallel, while the current in the 
SGrFET can be increased in three ways: increase of the silicon channel thickness, increase 
the number of unit cell and increase in the gate cylinder diameters. The all-n-FET inverters 
are built with two N-type devices. A driver in an all-n-FET is an N-type device with a 
positive threshold voltage and its load is an N-type device with a negative threshold voltage. 
The threshold voltage control is achieved by, for an enhancement mode N-type FET setting 
the gate work function at 4.8eV (as for e.g. Au) and for an N-type depletion mode FET to 
4.1eV (as for e.g. Al). Thus by changing the gate contact work function in the finFET or 
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SGrFET, the threshold voltage shifts by 700~600mV. This means that the load of the all-n-
FET inverter is normally in ON state and when the driver enters the linear region the load is 
already in the saturation region. Therefore, the resistivity of the pull-up transistor is larger 
than the pull-down transistor and this results in the current to flow through the pull-down 
transistor.  
 
4.2.1 Single gate FETs 
 
A single gate SGrFET is one unit cell of the device with all the gate cylinders connected 
together and in finFETs it is one fin with the two gate electrodes on either side of the fin 
connected together. Figure  4-1 shows the schematic of a single gate SGrFET and finFET and 
their transfer characteristics of the single-gate devices for VDS=1V – all gate contacts are 
labelled G and have the same voltage VGS. In this section, for a fair comparison, the thickness 
of the silicon channel is set to be equal to 50nm for both FETs. The actual width (W) of the 
finFET is equal to W=2×tox+Weff, the effective width (Weff) of the SGrFET is 54nm.  The 
actual width of the SGrFET is W=2 × Lo/2 + 2 × tox + Weff = 104nm with 50nm gate cylinder 
diameters (Lo). This makes the footprint of the finFET almost half of that of the SGrFET. 
Note however that this disadvantage disappears when using parallel connection of fins as no 
gaps need to be left when connection SGrFET unit cell. Both devices have the source to drain 
distance of 140nm. An abrupt doping profile is used for both devices with N+N-N+ and N+P-
N+ doping concentration profiles for SGrFET and finFET respectively.  The gate oxide 
thickness (tox) is 2nm. The DC parameters extracted for enhancement and depletion mode N-
type and enhancement mode P-type devices for finFET and SGrFET are summarised in Table 
 4-1.  
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(a) 
 
(b) 
Figure  4-1: Transfer Characteristics of N-Type Enhancement-Depletion Mode and P-Type 
Enhancement Mode Devices (a) SGrFET (b) finFET. 
 
As shown in the graphs in Figure  4-1(b), the finFET and SGrFET have equal saturation 
current level, identical sub-threshold slope and therefore similar OFF current values for the 
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given geometry. This means that the SGrFET with a single channel operates with similar 
performance parameters as the single fin finFET which has two inversion layers (channels). 
Table  4-1 summarises the DC parameters values for the simulated devices. 
 
Table  4-1: DC Parameters extracted for N-type, P-type and enhancement (E) and depletion 
mode (D) operation of the finFET and SGrFET. 
 Vth (V) 
@VDS=1V 
gm-max(µA/V) gd-min(A/V) S (mV/dec) DIBL(mV/V) 
N-FinFET-E 0.5 296.6 2.04×10-12 60 33.3 
N-FinFET-D -0.2 298 5.83×10-7 61 33.3 
P-FinFET-E -0.35 144 3.62×10-10 61 33.3 
N-SGrFET-E 0.44 253 1.19×10-11 62 22.2 
N-SGrFET-D -0.14 260 2.38×10-6 62.5 33.3 
P-SGrFET-E -0.37 136 1.95×10-9 62 33.3 
 
gm-max and gd-min are calculated using equation (Equation  1-2) at VDS=0.1V and VGS=1V 
respectively. Therefore an N-type device operating in depletion mode has considerable 
smaller gd-min than a device working in enhancement mode. In general the finFETs show a 
higher value for output conductance and trans-conductance than the SGrFET. The DIBL is 
constant in finFETs while N-type and P-type enhancement mode SGrFETs have 10mV/V 
higher and lower values than N-type and P-type enhancement mode finFET respectively.  
 
4.2.1.1 DC Inverter Transfer Characteristics 
 
Two configurations are studied: the complementary C-FET and the all-n-FET inverters. The 
circuits are given in Figure  4-2. Inverter circuits have historically been modelled with 
capacitive load [69]. Therefore, the value of the capacitive load, CL, is the input capacitance 
of the following stage (its value can be changed to accommodate the fan-out of a specific 
circuit). To estimate CL for the SGrFET the oxide capacitances of the 4 half gate cylinders 
(Equation  4-1) are considered while for the finFET CL is calculated based on two planar gate 
electrodes (Equation  4-2). These results are close to those extracted from AC simulations. 
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Figure  4-2: A white/black rectangle refers to enhancement/depletion mode respectively. The 
symbol (n,p) in the rectangle defines device type. (a) all-n-SGrFET inverter, (b) C-SGrFET 
inverter (c) all-n-finFET inverter (d) C-finFET inverter. 
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εox is the relative permittivity of the oxide; ε0 is the permittivity of vacuum; h is the height of 
the Si channel; tox is the gate oxide thickness, rin is the inner radius of the gate cylinder in the 
SGrFET and Lg is the gate length in the finFET. CL = 0.27fF and 0.24fF for the SGrFET and 
finFET respectively. 
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Figure  4-3: Comparison of the inverter transfer characteristics of the n-SGrFET and C-
SGrFET with the n-finFET and C-finFET. 
 
Figure  4-3 shows the DC transfer characteristics of all inverter circuits. It is a figure of merit 
for the static behaviour of an inverter. It gives the response of an inverter circuit to a specific 
input voltage on the gate Vin. The “ON” and “OFF” input gate voltages are taken as VON = 1V 
(-1V) and VOFF = 0V for the n (p)-type FETs. The output voltage swings between 0V to 
VDD=1V. The C-FET for both SGrFET and finFET provides better ON and OFF state 
performance (similar to standard CMOS technologies) than the all-n-FET. Power consumed 
in the C-FET circuit is also lower because current is only drawn during the input/output 
voltage switching [70] while for the all-n-FET inverters a small current is flowing for high 
input voltages on the gate. This current can be reduced by adding an appropriate number of 
extra fins in parallel for the finFET but this will substantially increase the area of the inverter. 
 
The noise margin is the other figure of merit calculated in order to evaluate the maximum 
noise signal that can be superimposed on an inverter circuit without causing a malfunction in 
the output result. The noise margins (NM) of the SGrFET and finFET inverter circuits are 
extracted following the standard procedure given in[71]. There are two different noise 
margins for each device[72].  
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NMH = VOH - VIH 
 Equation  4-3   
NML = VIL - VOL 
 Equation  4-4   
 
Where VIL is the low voltage input, VIH the high voltage input, VOL the low voltage output, 
VOH the high voltage output, and VDD is the supply voltage. For the SGrFET and finFET 
H=1V=VDD and L=0V. Thus the input voltage swing is similar to the output voltage swing. 
The results summarized in Table  4-2, show similar noise margins for both device circuits. 
 
Table  4-2: Noise Margin and main logic levels for all inverter circuits of Figure  4-3. 
Inverter VOL (V) VOH (V) VIL (V) VIH (V) NML (V) NMH (V) 
n-SGrFET 0.16 0.93 0.54 0.66 0.38 0.27 
n-finFET 0.16 0.94 0.54 0.67 0.38 0.27 
C-SGrFET 0.06 0.97 0.45 0.56 0.39 0.41 
C-finFET 0.06 0.97 0.48 0.58 0.42 0.39 
 
 
The results from Table  4-2 show that the all-n-SGrFET inverter shows similar characteristics 
as the all-n-finFET inverter while the C-SGrFET inverter outperforms the C-finFET. 
It was shown in chapter 3 that the miller capacitance of the SGrFET reduces by reducing the 
drain-side gate row diameter or oxide thickness. In addition the ION and IOFF currents improve 
by changing the gate cylinder diameter. These results can be used to increase the level of the 
ON current in the P-type SGrFET in the C-FET inverter circuit. Figure  4-4 shows two CMOS 
circuits, symmetric and asymmetric, based on two different P-type SGrFET structures. Table 
 4-3 summarised the device dimensions and some DC parameter characteristics related to each 
SGrFET in the circuit shown in Figure  4-4. The n-type SGrFET has the same dimension in 
both symmetric and asymmetric circuit configurations. In the asymmetric CMOS circuit the 
gate cylinders in the P-type device increase to improve the ION and IOFF current without 
changing the width of the P-type device thus reducing the Miller capacitance by increasing 
the distance between the drain-side gate cylinder and the drain (LGD) (Figure  3-4b). 
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Figure  4-4. (a) Symmetric CMOS circuit with L0 = 15 nm for both N- and P-type FET. (b) 
Asymmetric CMOS circuit with L0 = 15 nm for the N-type and L0 = 20 nm for P-type FET 
where the drain side gate row is shifted towards the source over a distance of 20nm. 
 
Table  4-3: Device dimensions (nm) related to the circuits shown in figure 5-4.  
 tox  Lo  W  Weff  LSD  LGD Vth (V) S (µm
2) 
n-Symmetric 2 30 74 40 140 0 0.38 63 
p-Symmetric 2 30 74 40 140 0 -0.3 63 
p-Asymmetric 2 40 74 30 140 20 -0.32 61 
 
Load capacitance (CL) is calculated via Equation  4-1. Figure  4-5 shows the voltage transfer 
characteristics related to the C-FET inverters shown in Figure  4-4. There isn’t a large 
difference between symmetrical and asymmetrical DC transfer characteristics in terms of the 
complete ON and OFF state of the output respect to input voltage. 
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Figure  4-5: Voltage Transfer Characteristics for the Symmetric and Asymmetric C-FET 
Inverter using SGrFETs. 
 
Table  4-4 summarises the noise margins for the two CMOS circuits shown on Figure  4-5. The 
results show equal NMH and NML values in the asymmetrical CMOS circuit which is due to 
the increase in the level of the current in P-FET in this circuit.  
 
Table  4-4: Noise Margin and main logic levels for all inverter circuits of Fig. 5-3. 
 VOL (V) VOH (V) VIL (V) VIH (V) NML (V) NMH (V) 
Asymmetric 0.07 0.97 0.45 0.59 0.38 0.38 
Symmetric 0.08 0.97 0.45 0.57 0.37 0.4 
 
Therefore, from the DC transfer characteristic curve and the noise margins for the 
symmetrical and asymmetrical C-SGrFET circuits, one can conclude that in terms of DC 
analysis, the asymmetrical C-SGrFET does not degrade the circuit performance in 
comparison with the symmetrical C-SGrFET. However, an effective impact of an increase in 
the gate cylinder diameter and therefore an increase in the level of the ON current will 
become apparent in the transient analysis of the asymmetrical CMOS circuit. 
Figure  4-6 shows the gate-drain capacitance as a function of input voltage for the two CMOS 
circuits of Figure  4-4. For low input voltages the P-type device switches and for high input 
voltages the N-type device switches. With reference to Figure  4-6, when the P-SGrFET 
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Figure  4-6: Gate-drain capacitance of the N
voltage in the CMOS circuit. The line with markers is for the symmetric CMOS circuit. The 
solid line is for the asymmetric CMOS circuit. N
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4.2.1.2 Transient Analysis
 
The transient analysis is a time dependent
options with different convergence
the DC analysis. First a DC analysis is performed and then the solutions of the DC analysis 
are used in the transient analysis. To obtain a solution at the most recent time step, one
integration is used. In this section, first, the transient analy
inverters based on a single gate SGrFET and finFET are investigated. Then, rise and fall 
-type device is switching in the 
-type device is used in the CMOS circuit.
-type and P-type devices as a function of input 
-Type: CGD when the N
-type device switches. 
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times are set to be equal by an increase in the number of fins of the P-type finFET and an 
increase in the number of the unit cells in the P-type SGrFET in their CMOS circuit. This 
results in a reduction in the power dissipation in the circuit. In all the simulations the other 
dimensions are the same as defined in section  4.2.1 unless otherwise specified.   
In this research the total delay includes the over/undershoot in the output voltage and the 
delay produced by rise/fall time.  The over/undershoot values are defined as the time during 
which the output voltage spikes down or up during the output rise or fall time respectively. 
Figure 4-7 defines the over/undershoot values. From the transient analysis shown in Figure 
 4-8 the SGrFET shows a larger over/under-shoot than the finFET, for both inverter types. 
This is due to a very high electric field produced between the drain-side gate cylinders and 
the drain contact as a result of the radial gating action. In finFETs the distribution of the 
gating field is uniform along the channel and less intense at the drain end than in the SGrFET. 
Therefore a small voltage change on the drain side gate cylinders has a large impact on the 
electric field and therefore the Miller capacitance.  
 
 
 
 
 
 
 
 
 
 
 
Figure  4-7: Over/undershoot Schematic – Vin (solid line), Vout (dash line) 
 
The results of over/undershoot calculations are summarised in Table  4-5 .  
In the all-n-FET inverter (Figure  4-2(b)), the SGrFET based circuit shows a better OFF state 
than the finFET inverter in agreement with the DC simulation in Figure  4-8. This shows the 
improved control of the gate cylinders over the carrier motion in the channel.  
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(a) 
 
(b) 
Figure  4-8: Transient Analysis and rise and fall time for (a) Complementary inverters (b) all-
n-FET inverters. Solid lines: input voltage, filled dots: finFET and empty dots: SGrFET 
waveforms. 
 
The other delay parameter: rise/fall times are defined as the time taken by the output change 
from 10% to 90% of its final value. In the simulated circuits the final values for the output 
voltage is VDD=1V and therefore the rise/fall time is calculated for the time it takes the output 
voltage to change from 0.1V to 0.9V. However, the output voltage in the all-n-FET inverters 
does not reach the exact value of 0.1V for neither of finFET nor SGrFET (Figure  4-3). This 
means that the full Low status (0V) is not produced by any of the all-n-FET inverters. 
Therefore, the low value is taken to be the minimum value of the output voltage during the 
steady state period for the each device. As shown in Figure  4-3, the low/high value in the all-
n-FET SGrFET inverter is set to be 0.19V and 0.91V. In the all-n-FETs for finFETs, the 
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low/high value is set between 0.28V to 0.92V. Table  4-5 summarises the rise and fall times 
corresponding to each inverter (Figure  4-2) and related transient (Figure  4-8). 
 
Table  4-5: Rise/Fall and over/under shoot times (ps) for the transient analysis in Figure  4-8 
and  inverter circuits shown in Figure  4-2.  
 C-SGrFET C-finFET All-n-SGrFET All-n-finFET 
Rise Time 16 19 6 4 
Fall Time 7 6 12 17 
Overshoot 11 8 5 5 
Undershoot 12 11 10 7 
 
The results in Table  4-5 suggest that the SGrFET-based inverter offers faster switching in 
terms of rise+fall time than the finFET-based circuit. However large over/undershoot values 
in the SGrFET circuits degrades the overall delay in comparison with finFETs. This 
over/undershoot phenomenon can be effectively reduced by using the multiple geometrical 
parameters available in the SGrFET.  
Also the results show that fall times in C-FETs are smaller than rise times, while rise times in 
all-n-FET inverters are smaller than fall times. It is desirable to equalise the rise and fall time 
in order to achieve a balanced inverter in terms of switching performance. However, having 
an equal rise and fall time does not indicate faster switching. An increase in device dimension 
in an inverter circuit to generate equal current for driver and load comes at a cost of an 
increase in the total delay of the circuit. 
In general, rise and fall times of a MOSFET inverter can be improved by an increase in the 
width of the P- or N- type device. In C-FET inverters, from the results in Table  4-5, the level 
of the current in the P-type device should be increased in order to equalise the fall and rise 
time in the output voltage, while in all-n-FET inverters, the width of the driver, the N-type 
device operating in enhancement mode, should be increased to have more symmetric rise and 
fall times. Figure  4-9 shows the results of the C-FET transient analysis for finFET and 
SGrFET inverters. Rise and fall times are summarised in Table  4-6. As shown on Figure  4-9, 
the level of the ON current in the P-type SGrFET can be increased by adding extra unit cells 
of by increasing the width of a unit cell. However, as stated in previous chapters, the DC 
performance degrades when increasing the device width similar to finFET operation. 
Therefore, an increase in the number of the unit cell in SGrFETs is more appropriate for 
increasing the current level. In the finFET circuit, the level of the P-type finFET can be 
increased by an increase in the number of in parallel connected fins. 
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Table  4-6: Equalise Rise and Fall time and Over/Undershoot calculation (ps) for 
Complementary SGrFET and finFET 
 C-SGrFET (Weff-P=2Weff-N) C-SGrFET (UnitP:2UnitN) C-finFET (finP:2finN) 
Rise Time 16 17 19 
Fall Time 12 15 20 
Overshoot 12 10 9 
Undershoot 13 14 14 
 
 
(a) 
 
(b) 
Figure  4-9: Transient analysis (a) C-SGrFET Inverter – Solid line: input voltage, Dashed line: 
output voltage when WN=WP, filled diamonds: P-type device (2 unit cells) and N-type device 
(1 unit cell), empty diamonds: 2WN=WP.  (b) C-finFET Inverter Solid line: input voltage, 
Dashed line: output voltage when WN=WP, diamonds: P-type device (2-fin) and N-type 
device (1-fin) 
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Equalisation of rise and fall time results in a reduction of the over/undershoot and an increase 
in total delay time of inverters.  
 
Steady state DC analysis of the optimised complementary SGrFET inverter based on the 
asymmetric P-type SGrFETs was studied earlier. In this section, the results of the transient 
analysis of the output voltage for symmetric and asymmetric CMOS circuits (shown in Figure 
 4-4) are given in Figure  4-10. There is a considerable reduction in undershoot and overshoot in 
the output voltage of the asymmetric CMOS circuit. As explained before, this significant 
reduction in over/undershoot is due to the reduction in CGD in the P-type device, while the fall 
time improves through an increase in gate cylinder diameters of the P-type device. Also 
rise/fall times improve considerably as a result of an increase in the gate diameter of the P-
type device that also improves ION.  
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Figure  4-10. Transient waveforms of the symmetric and asymmetric CMOS circuits (a) Rise 
time (b) fall time. Vin: solid line, Asymmetric C-FET: open circles, Symmetric C-FET: filled 
circles.  
 
Table  4-7: Rise and fall time and over/undershoot for the two symmetric and asymmetric 
CMOS circuits given in fig. 5-4. 
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 Symmetric CMOS   Asymmetric CMOS  
Rise Time (ps) 23 16 
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Table  4-7 summarises the rise and fall times as a function of device geometry in the CMOS 
circuit shown in Figure  4-4. The rise time improves to 16ps while the fall time remains 
constant. The over/undershoot improves significantly by, respectively, 11% and 22% for the 
asymmetric CMOS circuit. The improvement of the asymmetric CMOS circuit results in a 
reduction of the delay time and power dissipation. 
 
4.2.1.3 Power Dissipation  
 
Among the studied inverter circuits, C-FET invertors have become one of the key 
technologies for VLSI circuits due to their low static power dissipation and absence of DC 
currents during periods when no signal transient occurs. However, during the input transient 
there is always a short circuit current flowing from the supply voltage (VDD) to ground 
resulting in short-circuit power dissipation. Figure  4-11 shows short circuit current generated 
in the C-SGrFET and C-finFET inverter circuits shown in Figure  4-2(b),(d).  In general, this 
current flows as long as the input voltage (Vin) is higher than the N-type driver threshold 
voltage (VthN) and lower than VDD - |VthP|. Thus when: 
 
thPDDinthN VVVV −≤≤  Equation  4-5 
 
However, short circuit current flows at  thPDD
VV −
 during the input voltage fall time and at 
VthN during the input voltage rise time and continues for some time after steady state OFF and 
ON respectively as shown on Figure  4-11. In other words, the short circuit current voltage 
window is widened beyond the transient time frame. This is due to the large over/undershoots 
which shifts the short circuit current by the width of the over/undershoot spike during each 
input transition.  
During the input fall time period, the maximum short circuit current is identical in both C-
SGrFET and C-finFET, while during the rise time the C-SGrFET circuit outperforms the C-
finFET circuit.   
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Figure  4-11: Short Circuit current in C-SGrFET and C-finFET Inverters for input rise and fall 
times. C-finFET Inverter (filled circles), C-SGrFET (empty circles), Vin (solid line) 
 
From the short circuit current, one can calculate the short circuit power dissipation as follow: 
 
DDmeanCircuitShort VIP .=−  Equation  4-6 
 
Where Imean is the mean current during the input signal period time and VDD is the supply 
voltage. 
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Figure  4-12 shows the short circuit current as a function of input rise and fall time for the 
balanced output rise/fall time. The C-SGrFET with two unit cells for the P-type device shows 
a larger short circuit current than the C-finFET inverter with two parallel fins for P-type 
device. Therefore it can be concluded that an increase in the number of the unit cells in the C-
SGrFET circuit influences the short circuit current more severely than an increase in the 
number of the fin in C-finFET circuit.  
 
 
 
Figure  4-12: Short Circuit Current for equalise output voltage rise and fall time for C-finFET 
Inverter with 2 × Weff-N = Weff-P (filled circles), C-SGrFET with 2 × UnitP:1 × UnitN (empty 
circles), Vin (solid line) 
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Figure  4-13 shows the power dissipation as a function of unit cells in the C-SGrFET and the 
number of parallel fins in the C-finFET. The finFET shows a lower level of short circuit 
power dissipation than SGrFET with 50nm gate cylinder diameter.  
 
Figure  4-13: short circuit power dissipation calculation in C-FET inverters as a function of 
the number of unit cell in P-SGrFET and the number of fin in P-finFET. Filled diamonds: 
finET, empty diamonds: SGrFET.  
 
In order to reduce the short circuit power dissipation in SGrFET inverters, its multi-
geometrical parameter space is used. For a fair comparison between finFET and SGrFET, all 
identical geometrical dimensions are kept equal. This means that both devices have LSD = 
140nm, tox = 2nm and Weff-SGrFET = WfinFET = 50nm. However, gate cylinder diameter has no 
identical geometrical parameter in finFETs. Therefore, this extra geometrical parameter is 
used to improve short-circuit power dissipation. A reduction in the SGrFET gate cylinder 
diameter reduces short circuit power dissipation. Figure  4-14 shows the power dissipation of 
SGrFETs with different gate cylinder diameters.  
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Figure  4-14: Power Dissipation Calculation in C-SGrFET inverters as a function of unit cell 
in P-type SGrFET for different gate diameter - Lo = 50nm (triangle marks) and Lo = 40nm 
(circular marks), Lo = 30nm (diamond marks).  
 
It is clear from the results shown in Figure  4-13 and Figure  4-14 that an inverter with 40nm 
gate cylinder SGrFET offers similar short circuit power dissipation as the C-finFET inverter. 
The 50nm gate cylinder C-SGrFET has considerably lower short circuit power dissipation 
than the C-finFET inverter.  
 
Figure  4-15 compares the short circuit current between three different C-SGrFET inverters: 1 
× UnitecellN:1 × UnitcellP,  1× UnitecellN:2 × UnitcellP and the optimised C-SGrFET 
inverter.  The 1 × UnitcellN:2 × UnitcellP C-SGrFET inverter  always shows higher level of 
short circuit current and therefore short-circuit power dissipation than the 1 × UnitcellN:1 × 
UnitcellP C-SGrFET inverter, but optimised C-SGrFET inverter (Figure  4-4(b)) shows a 
higher level of short circuit current than 1 × UnitcellN:1 × UnitcellP C-SGrFET inverter 
during the input voltage fall time and lower level of short circuit current than both 1 × 
UnitcellN:1 × UnitcellP  and 1 × UnitcellN:2 × UnitcellP C-SGrFET inverters during the 
input voltage rise time.  
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(a) 
 
(b) 
Figure  4-15: Comparison between short circuit current of 1xUnitcellN:1xUnitcellP 
1xUnitcellN:2xUnitcellP and optimised C-SGrFET inverter when input voltage (a) Fall (b) 
Rise. 1 × UnitcellN:1 × UnitcellP (rectangular marks) and 1 × UnitcellN:2 × UnitcellP 
(circular marks), Optimised SGrFET (triangle marks). Vin (solid line) 
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4.2.2 Double gate  
 
In this section, 2D DC simulations are carried out using MediciTM to extract DC parameters 
of independently driven double gate finFETs and SGrFETs.  Both of the simulated devices 
have the same dimensions as the ones in section  4.2.1. This section is providing a brief 
introduction on the double gate finFET and SGrFET DC characteristics which are going to be 
used in the MediciTM circuit simulations. The DC characteristics of double-gated finFETs and 
SGrFETs were discussed in detail using TaurusTM in chapter 3, however for circuit 
simulations MediciTM is the most efficient simulation approach. The MediciTM simulator is 
used for circuit simulations in order to increase the speed of simulation. Using TaurusTM 
simulator for circuit simulation over loads the CPU memory and increase the simulation time 
due to the large number of the mesh nodes in 3D structure. Also as it was explain before in 
chapter 2 that an exact DC parameter extracted from TaurusTM are not matched with those 
extracted using MediciTM simulator for a device. Therefore in order to have an accurate 
evaluation of the device switching characteristic MediciTM simulator is used to simulate the 
devices under the investigation and then map these devices to the Medici circuit mode. For 
double gated structures, the SGrFET is connected in CAW configuration (Figure  3-9 (a)) and 
the finFET as in Figure  3-9(b), both configurations are given in Figure  4-16. Figure  4-16 shows 
the DC transfer characteristics of the independently driven double-gated finFET and SGrFET.  
 
 
 
154 
 
 
(a) 
 
(b) 
Figure  4-16: DC Transfer Characteristics of the Double-gated SGrFET and finFET at VDS = 
1V for (a) Double-gated SGrFET – filled circles for VG2 constant and empty circles for VG1 
0.E+00
1.E-04
2.E-04
3.E-04
-0.5 0 0.5 1 1.5 2 2.5 3
I D
S
(A
/u
m
)
VGS (V)
0.0E+00
5.0E-05
1.0E-04
1.5E-04
2.0E-04
2.5E-04
-0.5 0 0.5 1 1.5 2 2.5 3
I D
S
(A
/u
m
)
VGS (V)
S 
D 
G2 
G1 
G2 
G1 
 
S 
D 
G1 G2 
 
155 
 
constant (b) Double-Gated finFET. One gate electrode is kept constant at 0V (rectangles), 
0.5V (diamonds) and 1V (circles).  
 
DC device performance is studied for double-gated finFET and SGrFET at VDS = 1V, for 
three constant value of VG1 or VG2 (Note that the operation of the finFET is symmetric). These 
three values are adopted in order to study the double-gated FETs’ performance when one gate 
electrode is kept in constant OFF (for 0V), linear region or transient between OFF to 
saturation (0.5V) and complete ON state (1V) while the other gate electrode swings. Table  4-8 
shows some of the DC parameters extracted for both of the double-gated FETs. 
 
Table  4-8: DC Parameters extracted for the double-gated finFET and SGrFET as a function 
of a constant voltage on one gate electrode. 
 
Device type 
(number of varying gate) 
VG1/2  
(V) 
Vth@ 
VDS=1V 
gm-max 
(µA/V) 
S  
(mV/dec) 
DIBL 
(V/V) 
 
SGrFET (VG1) 
0 0.63 3.59 78.7 0.37 
0.5 0.42 242.8 79.5 0.015 
1 0.44 258.8 79.6 0.015 
 
SGrFET (VG2) 
0 0.36 3.314 76.7 0.04 
0.5 0.45 304.8 76 0.03 
1 0.45 327.2 76.9 0.02 
 
FinFET (VG1/VG2) 
0 0.59 92.24 72.7 0.03 
0.5 0.49 167.1 230.9 0.04 
1 -0.12 92.04 1325.5 0.12 
 
The results in Table  4-8 suggest that the double-gated SGrFET with the constant voltage on 
the drain side gate cylinder (G2) shows better DIBL than the double-gated finFET. Also, 
irrespective of which gate electrodes (G1 or G2) is kept constant, double-gate SGrFET shows 
better sub-threshold slope. In terms of threshold voltage variation, DIBL is best for the widest 
range in contact gate-voltage values when the drain-side gate is kept constant in double gate 
SGrFET. These results obtained with the 2D MediciTM simulator, in terms of device 
performance, are similar to the results extracted from the 3D TaurusTM simulator shown in 
chapter 3. This allows us to perform acceptable circuit simulations in 2D MediciTM. 
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4.2.2.1 DC Voltage Transfer Characteristics 
 
Single-gate SGrFETs and finFETs based complementary inverters were studied earlier in this 
chapter. Here, finFETs and SGrFETs are used as a double gate device in a C-FET inverter to 
increase the functionality of the inverter and compare their double-gate functionality at circuit 
level. Figure  4-17 shows the schematic of controllable C-FET inverter circuits with double-
gate FET devices. 
 
 
 
 
 
 
 
 
 
 
 
Figure  4-17: Controllable C-FET inverters with double-gate (a) SGrFET (b) finFET – VG1 
and VG2 connections are shown in Figure  4-16. 
  
The output characteristics of the controllable C-FETs (Figure  4-17) are given in Figure  4-18. 
These are achieved by keeping VG2 constant and varying VG1 between 0V and 1V. If VG2 > 
Vth-N  and as long as VG1 < Vth-N only half of both n- and p-type devices are functioning. Once 
VG1 > Vth-N, the pull down device turns ON completely while only half of the pull-up device 
conducts. This results in the output characteristic shifting towards the left of the single gate 
inverter. As shown in section  4.2.2, the double-gate SGrFET shows significantly better 
performance in terms of sub-threshold slope and DIBL than the double-gate finFET. This has 
an impact on the inverter behaviour as seen in Figure  4-18. The tuneable output voltage 
transfer characteristics with the independently-driven double gate SGrFETs is suitable for 
controlling both voltage and current gain and it can be used in different applications such as 
analog wave-shaping circuits sensitive to DC bias levels or in Schmitt triggers [12]. 
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A similar shift in output voltage transfer characteristics can be obtained by using four 
MOSFETs in NAND or NOR circuit configuration as presented in[73]. The same result can 
be obtained using asymmetric double-gate MOSFETs with optimized gate work function to 
produce symmetric threshold voltage. As explained in and similar to [74], in CMOS based 
SGrFETs, the magnitude of the shift is dictated by the strength of the constant voltage  (VG2) 
and through the gate cylinders coupling via VG2. The coupling between the gate cylinders can 
be improved by using multi-geometrical feature of SGrFET. This is done by increasing the 
gate diameter, reducing the distance between outer layers of two gate cylinder in one row or 
decreasing the width of the device. Other methods mentioned in [74] can also be used in 
SGrFETs to obtain output voltage shifts in the CMOS circuit.  
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(a) 
 
(b) 
 
Figure  4-18: Transfer Characteristic of Controllable Complementary Inverters based on (a) 
double-gated SGrFET (b) double-gated finFET. VG2=0V (circle mark), VG2=0.5V (diamond 
mark), VG2=0V (triangle mark) 
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The threshold voltage value in the output voltage characteristics of the complementary 
inverters as a function of VG2 is given in Table  4-9. It is calculated based on the definition of 
an inverter switching at VDD/2. The difference between two consecutive threshold voltages 
gives the magnitude of the shift in output voltage transfer characteristic as a function of 
constant voltage (VG2). In the double-gated SGrFET inverter circuit for each 0.5mV increase 
in the constant gate voltage the output transfer characteristic shifts around 0.5mV towards 
negative values, however the double-gated finFET inverter does not show such a consistent 
shift in the output voltage characteristic as a function of constant gate voltage (VG2). This is 
due to the stronger coupling and carrier motion control of two gate cylinders on both sides of 
the channel in the SGrFET than a gate electrode on one side of the channel in the double-
gated finFET. 
 
Table  4-9: The dependence of the inverter threshold voltage on the constant bias voltage VG2 
for both the double-gate SGrFET and finFET inverter circuits. 
VG2 (V) SGrFET (V) finFET (V) 
0 1.14 0.96 
0.5 0.6 0.6 
1 0.14 -0.06 
 
Complete switching is achieved in the output transfer characteristic of the double-gated 
SGrFET with larger values in noise margin compared to the double-gated finFET 
configuration. The double-gated finFET CMOS inverter, however, shows no OFF and ON 
states and poor noise margin value when VG2 is kept low (0V) and high (1V) respectively. 
Table  4-10 shows the noise margin for both circuits when VG2=0.5V. Noise margin 
calculations are done as given in Equation  4-3 and Equation  4-4. The double-gated SGrFET 
CMOS inverter shows equal values of noise margin (NMH and NML) compared to the double-
gate finFET CMOS inverter. 
 
Table  4-10: Noise Margin (NM) for the independently driven double-gate Complementary 
SGrFET and finFET Figure  4-17 at VG2=0.5V. 
 VinL(V) VinH(V) VoutL(V) VoutH(V) NML(V) NMH(V) 
SGrFET 0.5 0.66 0.93 0.06 0.43 0.6 
finFET 0.5 0.66 0.93 0.05 0.43 0.61 
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4.2.2.2 Transient Analysis 
 
The transient analysis is carried out for both double-gated FET devices while one gate 
electrode is kept constant. The ON and OFF switching is very poor when one gate electrode 
is kept at low (0V) or high (1V) value for both double-gate finFET and double-gate SGrFET. 
This means that the CMOS circuit based on double gate device can be functional within a 
certain range of voltage applied on the control input contact (VG2). The voltage range in 
which the double-gate C-MOS circuits (both finFET and SGrFET based) are switching are 
limited to each device linear region (Vth < VGS2 < VGSON (@ VDS=VGS-Vth)).  Therefore the 
switching of both devices is investigated while 0.5V is applied to one gate electrode. In this 
case, the complementary double-gated SGrFET shows complete ON and OFF values while in 
the double-gated finFET circuit the output voltage is not getting to complete high value (VDD 
= 1V). The results of the transient analysis for both FET devices are shown in Figure  4-19 
when VG2 is kept constant at 0.5V and VG1 swings (circuit Figure  4-17). 
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(a) 
 
         (b) 
Figure  4-19: C-FET Inverters transient input and output voltage for double-gate finFET 
(filled circle)-double-gate SGrFET (empty circle) (a) output rise times (b) output fall time – 
Vin: solid line. VDD=1V 
 
It is clear from the transient switching that the maximum output voltage in the CMOS 
inverter with double-gated finFETs is around 0.44mV, therefore rise/fall time is calculated 
during the period the output voltage travels between 0.04V and 0.4V and for the double-gated 
SGrFET rise/fall time values are calculated while the output voltage varies between 0.1V and 
0.9V as a complete ON and OFF states are achieved in the double-gated SGrFET CMOS 
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inverter. Table  4-11 summarised the rise and fall time values related for each FET circuit 
transient analysis. 
 
Table  4-11: rise and fall time calculation for double-gate finFET and SGrFET CMOS 
inverters for VG2=0.5V 
 
Rise and fall time calculations show that the double-gated SGrFET, with one gate electrode at 
constant bias, not only has better ON-OFF switching but also better switching transients.  
4.2.2.3 Power Dissipation 
 
In general, in double-gated CMOS inverters switching consumes more power than in single-
gated CMOS circuits. This is due to the static constant gate voltage which produces a static 
level of current to flow continuously in the double-gated CMOS inverter configuration while 
the other gate electrode switches. As shown in Figure  4-19, the double-gated finFET does not 
produce a complete ON state in the output node of the CMOS inverter. This results in a huge 
static current during the steady state status of input switching. It means that static power 
dissipation is also added to the short circuit current power dissipation for double-gated 
finFET switching when 0.5V is applied to VG2 as the constant voltage. However, in the 
double-gated SGrFET CMOS circuit, no static power dissipation is produced as the circuit 
switches between complete ON (VDD) and OFF (0V) states. The current flow in CMOS 
inverters with double-gated SGrFET and finFET is shown in Figure  4-20 during input rise and 
fall time.  
 
 Double-gated finFET CMOS   Double-gated SGrFET CMOS  
Rise Time (ps) 41 12 
Fall Time (ps) 10 18 
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(a) 
 
(b) 
Figure  4-20: C-FET Inverters transient short circuit current for double-gated finFET (filled 
circles) - double-gated SGrFET (empty circles) (a) output rise times (b) output fall time – Vin: 
solid line. VDD=1V 
 
As seen in the above figure, there is no static current in the SGrFET based CMOS inverter 
while there is a large static short circuit current in the finFET based CMOS circuit when VG2 
= 0.5V. 
0
0.2
0.4
0.6
0.8
1
0.E+00
1.E-06
2.E-06
3.E-06
4.80E-10 5.30E-10 5.80E-10
V
ol
ta
ge
 (
V
)
S
ho
rt
 C
ir
cu
it
 C
ur
re
nt
 (
A
/u
m
)
Time (s)
SGrFET
finFET
Vin
0
0.2
0.4
0.6
0.8
1
0.E+00
1.E-06
2.E-06
3.E-06
4.E-06
9.80E-10 1.03E-09 1.08E-09
V
ol
ta
ge
 (
V
)
S
ho
rt
 C
ir
cu
it
 C
ur
re
nt
 (
A
/u
m
)
Time (s)
SGrFET
finFET
Vin
164 
 
4.3 Multi-gate Device Application using SGrFET and 
finFET 
 
In this section the double-gate functionality in SGrFET is extended and used as a multi-gate 
device to reduce the number of devices in digital circuit applications.  A series of three logic 
gates of NAND, NOR and XOR are investigated using finFETs and SGrFETs. Transient 
analysis is used in the circuit mode tool of MediciTM. Transient analysis is used to calculate 
the switching speed of logics in terms on rise/fall time values. It is important to note that 
short circuit current is quite high for the logics built only from a single type of FET (all-n-
FET logic) independent of FET type (finFET or SGrFET). In all of the simulations the 
source-to drain distance, gate oxide thickness and silicon channel thickness in both FETs are 
kept constant. The actual channel width of finFET (Wfin) is kept equal to the effective 
SGrFET width (Weff-SGr) as before. The device dimensions and analogue DC characteristics of 
both single and double gate devices were studied earlier in sections  4.2.1 and  4.2.2 
respectively. Finally, the double-gate functionality of SGrFETs is exploited together with its 
multi-unit cell feature and this results in a tuneable current mirror circuit.  
 
4.3.1 NAND Logic 
 
A two-device NAND circuit can be generated using P-type double-gate FET as a driver and 
an N-type single gate FET as follower. The circuit diagrams for NAND logics with finFET 
and SGrFET and transient analysis are shown on Figure  4-21 and Figure  4-22. The finFETs 
driver needs 2 parallel fins and in SGrFET two unit cells is required to achieve complete OFF 
state in the output node. The gate input voltages swing between 0< VGiS < 1V (where i 
represent V1 or V2) and supply voltages are identical, VDD=1V in all logic circuits.  
 
 Figure  4-21: finFETs with 3-
characteristics VDD=1V. 
Figure  4-22: SGrFETs with 3
transient characteristics. VDD=1V.
 
Table  4-12 summarised rise and fall times in NAND circuit as a function of FET type. 
SGrFET base NAND shows a smaller rise/fall time therefore faster ON
performance than that in finFET based NAND circuit.
 
 
 
fin driver and V1,2 max=1V (a) NAND circuits and (b) transient 
-unit cell driver and VG1,2 max=1V (a) NAND circuits and (b) 
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-OFF switching 
4E-09
V1=0V
V2=0V
-09 4E-09
V1=0V
V2=0V
 Table  4-12: Output voltage Rise and Fall time (ps) values in NAND logic circuit based on 
finFET and SGrFET 
 
Rise Time 
Fall Time 
 
4.3.2 NOR Logic
 
The NOR circuit consists of a single
N-type enhancement mode driver for both finFET and SGrFET base circuits. The NOR 
circuits are identical to all-n
inverters do not switch off completely. Increasing the width of the driver ameliorates this 
problem but increasing Weff 
 1-13). Alternatively the OFF state can be improved by adding extra unit cells to the SGr
driver or extra fins for the finFET driver. This increases current drive whilst retaining the 
other FET parameters. The total width of the SGrFET driver then becomes
nmWW Utot 31210433 =×=×=
footprint. Figure  4-23 and Figure 
finFET respectively. The SGrFET driver has 2 unit cells and the finFET has 2 parallel fins in 
order to achieve complete high state in the
Figure  4-23: (a) SGrFET NOR circuit (b) transient response with 
SGrFET finFET 
86 148 
16 105 
 
-gate N-type depletion mode follower and a double gate 
-FET inverters. As can be seen in Figure  4
only, results in a decrease of device performance (
nm . Thus total switch-off comes at a price of increased 
 4-24 show the circuit and transient response of SGrFET and 
 output node. 
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Figure  4-24: (a) finFET NOR circuit (b) transient response with V1,2 max=1V. VDD=1V. 
 
An increase in the number of unit cell in SGrFET results in a complete OFF state in output 
voltage while an increase in the number of fin in finFET NOR circuit does not take the output 
voltage to complete OFF state. Rise and fall time values are calculated taking the output OFF 
and ON state values in each case rather than the input OFF (0V) and ON (VDD=1V) values. 
The results summarised in Table  4-13. 
 
Table  4-13: Output voltage Rise and Fall time (ps) values in NOR logic circuit based on 
finFET and SGrFET 
 SGrFET finFET 
Rise Time 26 135 
Fall Time 12 35 
 
4.3.3 XOR Logic 
The XOR circuit is similar to the all-n-FET inverter and NOR circuits. To construct an XOR, 
four inputs are required. This can be accomplished with the SGrFET as one unit cell has 4 
gate fingers and each finger can be biased independently. In order to ensure complete switch-
off a 3 unit cell driver is used. The XOR circuit and transient response is given in Figure  4-25. 
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 Figure  4-25: (a) SGrFET XOR circuit. (b) Transient response. 
 
Figure  4-26 shows the finFET based circuit and the transient response. The circuit consists of 
four independent gate devices as drivers and a single contact gate device as load. Unlike for 
the SGrFET XOR, the output of the finFET XOR does not go to completely OFF. A further 
increase in the number of fins does not solve the problem. The poor performance of the 
finFET XOR circuit is potentially due to the unstable circuit node where the source and drain 
electrodes of two drivers are connected.
 
Figure  4-26: (a) finFET XOR circuit. (b) Transient response. 
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Rise and fall times are calculated for XOR logic as a function of FET type and summarised in 
Table  4-14. As in SGrFET based XOR circuit the output node swings between complete OFF 
and ON state, rise and fall times are measured during the time output swings between 0.1V 
and 0.9V while in finFET based XOR, output node swings between 0.1V and 1V therefore, 
the rise and fall times are calculated for the time period when output node travels between 
0.2V and 0.9V. 
 
Table  4-14: Output voltage Rise and Fall time (ps) values in XOR logic circuit based on 
finFET and SGrFET 
 SGrFET finFET 
Rise Time 66.9 148 
Fall Time 11.5 70 
 
 
4.3.4 Tuneable Current Mirror 
 
The simple circuit for the current mirror is based on the conventional CMOS transistor 
circuit. It is used to copy the reference current into the output node. It does the controlling act 
by adjusting the ratio of transistor width between the input ([3]) and output nodes. The 
problem with this arrangement is that once the circuit is built, the mirror current 
characteristics are set and therefore the act of controlling of the current gain is disabled. 
However, a dynamic gain factor can be obtained using double-gate MOSFET by applying 
appropriate biases on its gate electrodes[75]. In ref. [75] the authors proposed a tuneable 
current mirror circuit with double gate MOSFETs using dual metal processing for the gate. 
The same is possible with SGrFETs but with a single gate metal with a work function of 
4.8eV such as gold. Figure  4-27 shows the circuit for the current mirror with the SGrFETs in 
(a) a single-gate device connection using one multi-unit cell SGrFET and (b) the multi-unit 
cell SGrFET in a double gate configuration that will allow a change in the gain factor of the 
output current. The gain is given by:  
in
out
i
i
G =
 Equation  4-7 
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Figure  4-27: Current Mirror using (a) Multi-cell single gate device (b) Using multi cell and 
double-gate device. 
 
Tuneable current mirrors that use the multi-unit cell SGrFET have two features of merit. The 
first is that the gain factor can be increased by an increase in the number of the unit cells. In 
this approach both n1 and n2 devices can be single-gate SGrFETs. Adding or removing unit 
cells can be done using external connections without making any change in the already built 
circuit. The other merit is in tuning the output current by using the double-gate transistor. A 
multi-cell device is required to obtain a gain factor larger than one because single gate metal 
processing is assumed in this work. The gain factor can be changed by VB. The output 
transfer characteristics related to each circuit configuration are shown in Figure  4-28.   
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(a) 
 
 
 
 
 
 
 
 
 
 
 
 
 
(b) 
Figure  4-28: Output Current versus output voltage (a) as a function of the number of SGrFET 
unit cells (Figure  4-27) and (b) as a function of VB in Figure  4-27(b) Iref =10.4 µA/µm
2. 
 
The gain is G=12.5 for N=1, G=22.5 for N=2 and G=30 for N=3, with N the number of unit 
cells. This shows that the gain factor increases approximately by 1.5 times for each added 
unit cell. This is due to an increase in current level via an increase in unit cells. In Table  4-15, 
G is given as a function of VB. 
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Table  4-15: Gain factor (dB) as a function of VB at VDD2=1V and VG=1V. 
VB (V) Gain factor 
0.6 10.3 
0.7 15.4 
0.8 20.6 
0.9 25.6 
1 30 
 
The low output trans-conductance in current mirrors using double-gate MOSFET was fixed 
using modified cascade current mirror circuits with 4 devices [75]. The low output impedance 
of the current mirror using SGrFET can be obtained by an increase in gate diameter without 
increasing the number of devices. If the gate diameter, Lo is increased to 30 nm without 
changing the other dimensions of the device then the output conductance improves. Table 
 4-16 summarises the values for the minimum output conductance (gdmin) for multi-unit cell 
devices with Lo=25nm and 30nm. This approach improves the output conductance because it 
effectively reduces the channel width and thus increases the control of the gates over the 
channel region. 
 
Table  4-16: Minimum output trans-conductance values (µS/ µm2) as a function of number of 
unit cell for gate diameters Lo=25nm and 30nm. 
Unit cells Lo=25nm  Lo=30nm  
1 0.464 0.199 
2 0.926 0.397 
3 1.45 0.556 
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4.4 Conclusion  
 
In this chapter, the DC and transient performance of both SGrFET and finFET logic circuits, 
based on the use of single and double gating, via TCAD MediciTM simulations, are analyzed. 
For this comparison the distance between two gates on both sides of the fin and the distance 
between the gating cylinders in one row of the SGrFET are the same. The other geometrical 
parameters are the same for both devices. The main results can be summarised as follow: 
 
• SGrFET and finFET are used to simulate single-gate CMOS and all-n-FET inverters. 
The switching speed of the all n-SGrFET inverter was found to be more than 10 times 
faster than the n-finFET inverter. Identical noise margin values are achieved for all-n-
FET inverters and CMOS inverters irrespective of the FET type used. The C-finFET 
is slightly faster than the C-SGrFET.  
• An increase in the number of the unit cell in SGrFET and the number of fins in 
finFET in p-type device of the CMOS circuit results in the equalization of the rise and 
fall time values.  
• Short circuit power dissipation is calculated for finFET and SGrFET based CMOS 
circuits. The n-FET inverters consume more power than the C-FET for both device 
types. Short circuit power dissipation can be reduced by a reduction in gate cylinder 
diameter. This parameter does not have equivalent feature in finFET and can be used 
as a figure of merit in this case in SGrFET circuits.  
• An optimized CMOS circuit is presented using asymmetrical SGrFET for P-type 
device with enlarged gate diameter in the p-type device in and increase in the distance 
between the drain side gate cylinders and the drain area (LGD).  It was shown that in 
terms of DC analysis, the asymmetrical C-SGrFET does not degrade the circuit 
performance in comparison with the symmetrical C-SGrFET while an improvement in 
the level of the ON current together with a reduction in the Miller capacitance result 
in a considerable improvement in over/undershoot reduction in the output voltage of 
asymmetric CMOS circuit in comparison with the output voltage in symmetric CMOS 
circuit. 
• SGrFET is used as a double gate device in CMOS circuit in CAW device 
configuration and compared with the CMOS circuit with double gate finFET. Both 
circuits show shift in voltage transfer characteristic of CMOS but the CMOS circuit 
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with double gate SGrFET shows considerably a better circuit performance in terms or 
complete ON and OFF status in the output voltage and better values in noise margin 
calculation. In the double-gated SGrFET inverter circuit for each 0.5mV increase in 
the constant gate voltage the output transfer characteristic shifts around 0.5mV 
towards negative values, however the double-gated finFET inverter does not show 
such a consistent shift in the output voltage characteristic as a function of constant 
gate voltage. 
• The NAND and NOR circuits can be constructed with only two devices for both 
SGrFET and finFET. Complete off-switching can be obtained for the SGrFET circuits 
by using multiple unit cells, this approach does not hinder the split-gate option. The 
parallel fin approach for the finFET is used when the split gate configuration needs to 
be retained. Therefore the driver in the finFET needs to be constructed with increased 
fin width. The XOR circuit can be implemented with only two SGrFETs while four 
finFETs are required. The SGrFET logic is faster than the finFET one. This result is 
due to the higher mobility of carriers in the SGrFET than the finFET and the use of 
multiple unit cell configuration of the SGrFET. 
• A current mirror with gain factor control was designed. It is shown that the gain factor 
is controllable with both a constant gate control voltage applied to a set of the gates as 
well as via an increase in the number of the unit cells. The output resistance of the 
current mirror can be reduced by an increase in gate cylinder diameter without an 
increase in the number of devices in the mirror current. 
 
 
 
 5 Experimental Work and Measurements
 
5.1 Introduction 
 
The aim of the experimental chapter is to re
to experimentally evaluate the digital switching simulations done in the previous part of this 
thesis. In order to do so, post processing steps need to be introd
In a previous PhD project [5]
Geometries of the SGrFETs were based
Devices were fabricated by a spin
supported by EPRSC. Gate holes were defined using e
followed standard CMOS compatible photolithography. A microscope picture of the first 
batch is given in Figure  5-1. In addition, an attempt was made to fabricate SGrFETs using in
house facilities under the constraint of a minimum of 1um optical resolution 
most of the device-related characterisations and measurements have been conducted by 
including DC and CV measurements and a
dimensions.  
Figure  5-1. Fabricated SGrFET by INNOS and Mir Enterprises
In this chapter a brief introduction is provided on the fabricated devices process steps. Then 
the post-processing steps necessary to split the gate are evaluated. Post processing is done 
using an in-house SEM equipped with an e
 
-use the first batch of processed SGrFETs in order 
uced to disconnect gate rows.  
 a first test run on various SGrFET structures was carried out. 
 on the results obtained from simulations in 
-off company, Mir Enterprises and work was financially 
-beam lithography while all other steps 
nalysis as a function of different device 
-beam controller. In addition, using combinations 
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[5]. Therefore, 
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of existing SGrFETs some DC measurements are carried with the aim to validate some of the 
simulated results obtained in the previous chapters. 
5.2 Fabricated SGrFET Process steps and Device 
Variations 
 
The limitations imposed on the first batch of SGrFETs were related to availability of 
substrate material, minimum safe pitch of 1 m in optical lithography and the novelty of 
aligning optical masks to the gate e-beam mask. The most commonly available SOI material 
is p-type for n-channel MOSFETs and finFETs. However since the SGrFET’s source and 
drain doping is the same as the channel doping, a p-type SGrFET was fabricated. Prior to the 
SGrFET fabrication process, design considerations have to be taken into the account to place 
the gate cylinders such as to satisfy the depletion principle of the device operation. To make 
this happen and obtain complete OFF state in the device, it is important to ensure that the 
depletion region generated by the gate cylinders in one row is large enough to cover the 
whole channel region between them. This means that the depletion region width produced by 
each gate cylinders has to satisfy the following relationship: 
effdepl WW ≥−max2  Equation  5-1 
The maximum depletion region between the gate cylinders of SGrFET can be calculated 
using Equation  3-3 which is dependent on the doping density of the silicon channel. The use 
SOI has a doping concentration of 5.1014 to 5.1015 cm-3; therefore, the maximum depletion 
width is in the range of 400nm to 1200nm. Therefore the maximum effective width of the 
device has to be in the range of 800nm to 2400nm to make sure that the channel region is 
completely depleted and the device can be turned off fully.  
SGrFETs are fabricated using e-beam lithography16 combined with optical lithography using 
a stepper. The fabrication steps are as follows: The device is fabricated on a p-type SOI 
substrate. After placing the e-beam alignment marks, the device mesa is etched for 230 nm 
down to the buried oxide. Then the source and drain implantation process is carried out using 
Boron with 5.1018 cm-3 doping concentration. After growing 40 nm field oxide, 200 nm Si4N3 
is deposited. Then the gate cylinders are patterned using e-beam lithography with 200 nm, 
400 nm, 600 nm, 800 nm and 1 m gate diameters (Lo) and variable effective widths (Weff) of 
                                                 
16 Investigations were first started by INNOS but due to changes in strategy of INNOS, the fabrication  was 
taken over by Mir Enterprises halfway through process. 
 100 nm, 400 nm and 1 m. G
are formed as a single gate row or double gate row devices as shown in 
Figure  5-2: SEM micrographs of the gate of the SGrFET with (a) One
gate. 
 
The gate cylinders, independent of the number of the gate rows, are structured in two 
different formats of full and partial configurations. Figure 5
schematic of partial and full device structures.
 
 
 
 
 
Figure  5-3: SEM micrograph of the gate structure of the SGrFET with (a) full structure (b) 
partial structure 
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After pattering the gate cylinder using e-beam lithography, the gate vacuoles were etched 
from the top Si3N4 all the way down to the buried oxide using RIE (etched Si4N3+SiO2+Si = 
470nm). It is important for gate cylinders to have side walls as vertical as possible in order to 
maintain a uniform gate control over the carrier motion in the channel along the silicon 
channel thickness. However, this process is quite challenging as the etching process is inside 
the silicon into difference silicon crystal planes. Due to fabrication difficulties concerning re-
deposition of PMMA onto and into the gate holes during etching, the 200 nm Si4N3 top 
dielectric was thinned down to only 50 nm during the cleaning attempt. After etching the gate 
cylinders, thermal oxidation is carried out to form the gate oxide on the side walls of the 
cylindrical holes. Different silicon crystal planes along the cylindrical walls cause a challenge 
in the gate-oxide formation which has a direct relationship with uniformity of oxide thickness 
and its quality. A 10 nm gate oxide is grown thermally.  Then, through a lithography process, 
the source and the drain areas are masked and 500nm Aluminium gate contact is deposited 
using sputtering process. Filling the gate cylinders is the other challenge in SGrFET 
fabrication process. FIB-SEM analysis indicated poor filling of the holes using sputtering, 
this can be easily improved using CVD processes. The next lithography process is performed 
to close the channel window and open one over the source and drain areas and SiO2+Si3N4 
(240nm) is removed via etching process to open a window to place the source and drain 
contact. 100 nm titanium and 900 nm aluminium are deposited using evaporation processes to 
form the source/drain contacts.   
5.3 E-Beam Lithography Experiment 
 
In the nanotechnology framework, e-beam lithography (EBL) [76] is considered as one of the 
potential candidates to create nano-scale patterns since in photo-lithography a resolution of 
lower than 1 m is not possible using the presented in-house facilities. E-beam lithography 
refers to the process of transferring a nano-scale pattern to a substrate using electron 
irradiation of the surface covered with a polymer – resist – which is sensitive to electrons. 
Two different types of resists are commercially used: positive and negative resist. For 
positive resist, during the development process the patterned areas are eliminated whereas for 
negative resists it is the other way round. The complete lithography process includes three 
steps: exposure, development and pattern transfer. However, the quality of the transferred 
pattern is greatly dependent on the e-beam lithography system, the shape and characteristics 
of electron beam, the energy and intensity of the electrons, the resist structure and deposition 
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process, the electron-resist interactions, the chemistry of the developer in the resist and some 
other environmental conditions such as time and temperature. In this work the following 
sequence of processes is done in order to investigate the feasibility of splitting the gate rows 
in the fabricated SGrFET by INNOS using the in-house facilities. 
5.3.1 Equipment  
 
One of the alternatives methods for EBL is based on a scanning electron microscope (SEM). 
This writing system defines the pattern by using the narrow electron beam of the electron 
microscope, the same that is used in high resolution SEM image inspection. As will be 
explained in more detail, this electron beam is computer controlled which dictates the 
required pattern to the electron microscope. In this work a Leo 1450-VP SEM is used and 
connected to an XNOS pattern writer to control the e-beam in the SEM microscope. It is 
based on a tungsten filament with the microscope’s nominal resolution of 3.5 nm at 30keV. 
For magnification variations from 23× to 700k×, three apertures are available 30 m, 50 m 
and 100 µm in diameter.  
All the EBL experiments included in this thesis have been performed with the equipment 
described above. The EBL system is being operated outside clean room17 conditions. This 
equipment has recently arrived and the primary purpose of using it in this work was to study 
the feasibility of using it to fabricate SGrFETs. Therefore the results presented here are 
limited by the equipment’s accuracy and time resources. Assuming no pattern is defined on 
the substrate, and therefore no pattern alignment is required, the only calibration in SEM is 
related to the optimisation of beam focus and working distance (WD) adjustment. 
Experimentally it has been found that 8 mm working distance (WD) gives relatively good 
resolution to pattern over a micron feature as shown on Figure  5-4. Figure  5-4 uses a 30 µm 
aperture at WD = 8mm showing the surface of an aluminium contact of the MOS capacitor. 
The smallest recognisable feature is around 30 nm in size.  
 
                                                 
17 Optical and Semiconductor Group, Electronic and Electrical Engineering Building, Imperial College 
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Figure  5-4: SEM Image of Aluminium contact for focusing optimisation with 30nm feature is 
the smallest visible object shown on the picture.  
 
5.3.2 Resist Deposition 
 
Commercially, different EBL lithography resists are available. Depending on the process 
requirement both positive and negative resists can be employed. PMMA18 (and its 
derivatives) is a positive resists and is used in this work. An epoxy19 based resists is an 
example for negative resists. 950 PMMA A6 resist is used. Spinning speed is 4000 rpm, with 
an acceleration of 500 rpm for 45 sec to obtain roughly a 350nm thick resist. A thin single 
resist layer is used to achieve high resolution patterns. Multi-layers offer a great diversity of 
use in post-lithography processing where it is usually used as a mask. Double layers are used 
in lift-off processes after metallisation and tri-layers are for T-gate transistors. However, due 
to the soft characteristic of PMMA it can not be used as a hard mask in long post-lithography 
processes such as a SiO2 dry etching process. In this work single layer PMMA A6 resist is 
used to pattern cylindrical shaped holes with different Lo and Liner on a silicon substrate. Also 
PMMA A11, which offers a thicker layer of resist for the same spinning recipe stated above 
(around 2 µm), is used instead of the multi-layer resist configuration to prepare the PMMA as 
a masking layer for DRIE processing. 
 
                                                 
18 Methacrylic  
19 Chemically amplified polymer used as a negative resist.  
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5.3.3 Patterning procedure 
 
In general the patterning process includes several steps. The first step is related to design of 
the pattern and determination of exposure coordinates. Different patterns can be designed 
using the XeDrew path file [76] and then map them in to the control file to control the 
electron beam during the exposure. Figure  5-5 shows a simple control input file to define 4×8 
columns of 2 m circular shapes patterns in different dosage. In a multi e-beam lithography 
process, both global and local alignment marks have to be defined in the control file. The 
global alignments are used to find the structures again when exposing a sample more than 
once and local/chip marks are used to get a precise alignment in one writing field (the red box 
in Figure  5-5).  It will be shown later in this work that chip marks are used in an attempt to 
align a line-pattern in between two row holes.  
 
 
Figure  5-5: Input Control file for e-beam Controller 
 
The 2 µm circular shaped figures are patterned on a single layer of 950 PMMA A6 and the 
exposed areas are removed using 1:3 MIBK diluted in IPA for 1min. in order to get the 
highest resolution. PMMA is a very soft resist thus extra care had to be taken not to shake the 
developer solution intensively while immersing the exposed sample in it. A sudden shudder 
could damage the very thin areas between the two adjacent holes (Liner or Weff). The 
developed pattern is baked on a hotplate to remove the residual developer and further 
moisture. Figure  5-6 shows an optical microscope picture of the 2 µm and 4 µm gate cylinder 
diameters using a single layer of PMMA. 
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Figure  5-6: Optical Microscope Image after development of Circular Structures with 
diameters of (a) Lo = 2 µand (b) Lo = 4 µm with Liner=200nm. 
 
5.3.4 Post e-beam lithography process – Dry Etch 
 
RIE20, an Oxford Plasma technology (Plasma-80), is used to etch a 200 nm sputter deposited 
SiO2 layer followed by a DRIE process to etch the underlying silicon to a depth of 1 µm. 
These processes are chosen for two reasons: a deep etch (>1 m) to increase the contrast 
between the feature and the sample surface. This deep etch is required in this work in order to 
ensure the features are visible after depositing the 2nd PMMA resist layer to perform the 2nd  
e-beam writing job to create a gap between cylinders. The second reason is to investigate the 
profile of the cylindrical side walls. As mentioned earlier, vertical side wall profiles are 
critical in SGrFET fabrication and its gating action. Figure  5-7 shows top view (with 45o 
angle from vertical axis) and side view of the etched holes. The figure shows the etching 
process both for SiO2 and Si. It is clear that etching needs to be optimised in order to reduce 
the side wall roughness that results from polymer re-deposition during the DRIE etching 
process.  Note that in the commercial SGrFET fabrication the PMMA re-deposition led to 
major problems in the fabrication process. This current investigation confirms that the gate 
hole etching step need to be optimised. 
 
 
 
 
 
                                                 
20 Reactive Ion Etching 
  
Figure  5-7. SEM Image of the cylindrical pattern with L
DRIE technology to etch SiO2
hole dimensions (d) side view showing clear etching roughness on bottom of the well and the 
side walls. 
 
 
 
(a) 
(b) 
(c) 
o = 2 µm after etch using RIE and 
 and Si respectively (a) Top view (b) SiO2 interface with Si and 
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5.3.5 EBL Alignment Results  
 
A simple file is defined to study the feasibility of accurate alignment to split the gate of the 
SGrFET and study the double gate functionality of the device. The results presented here are 
limited to the SEM stage movement accuracy. This work was carried out in a very limited 
time scale due to the novelty of the system and the need for proper calibration of the e-beam 
controller, essential for critical dimensions in the alignment procedure. Figure  5-8 shows the 
two input control files defined to study the feasibility of an accurate alignment using the new 
in-house facilities. Figure  5-8(a) shows the input control file to define two rows of circular 
shapes in parallel with Linter = 5 µm and Lo = 2 µm representing the main feature and two 
large rectangles used as alignment features. After exposure and development these holes are 
etched over 10 µm using DRIE to get ready for the second EBL process to split these two 
rows with a 3 µm width trench. Figure  5-8(b) demonstrates a 3 µm width line aligned to the 
middle of the two cylindrical patterns with the same vertical and horizontal distance from the 
right-up corners of two rectangular features used as alignment marks. The locations of the 
alignment marks with respect to the second e-beam pattern (line) are shown by two blue 
squares on Figure  5-8. 
 
(a)                                                       (b) 
Figure  5-8: Alignment Experiment Control file (a) First Exposure file - two rows of patterns 
with circular shape in parallel with the Liner = 5 µm and Lo = 2 µm and two large rectangles 
(b) Second Exposure File -  a line of 3 µm width and two alignment marks 
 
The 950PMMA A6 was diluted using Anisole to obtain a thinner resist thickness in the range 
of 100 nm to be able to find the first pattern manually. All the alignment processes in this 
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work were done manually using the “Manual Alignment” option in the second exposure 
process control file. The result is shown in Figure  5-9.  
  
Figure  5-9: Optical Microscope Image of the control files shown on figure 5-9 (a) First 
Exposure file - two rows of patterns with circular shape in parallel with the Liner = 5 µm and 
Lo = 2 µm and two large rectangles (b) Second Exposure File -  a line of 3 µm width and two 
alignment marks. 
 
It is clear from Figure  5-9(b), related to second exposure, that the line is mis-aligned in the 
horizontal direction over several microns while it is accurate in the vertical direction. This is 
likely to be due to the inaccurate SEM stage movement in the range of micron. Repeated 
efforts were made to improve alignment. However drift in the SEM system made the 
approach unreliable. As a consequence this approach to evaluate the performance of the 
SGrFET for independent gate control was interrupted and an alternative approach, explained 
later, was attempted. 
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5.4 DC Measurements 
 
5.4.1 Top Gate Impact 
 
The top gate impact on device switching between ON and OFF states was studied via 3D 
simulation in chapter 3 section 3.2.3. It was shown that a SGrFET with only gate cylinders 
can turn off the device faster than a MOSFET device. It was also shown that the SGrFET 
with top gate does not show a better DC performance than a SGrFET without the top gate. 
However the device with top gate produces a larger gate capacitance than that without top 
gate. Therefore, the top gate in SGrFETs does not have any impact on the DC device 
performance as long as the insulator for the top gate is much larger than that of the cylindrical 
gates while in terms of AC simulations the top gate causes an additional parasitic 
capacitance. In the initial fabrication process of SGrFET this parasitic capacitance on the top 
gate is eliminated through a thick field insulator However, in the available fabricated 
SGrFETs field oxide is only 50nm due to some process difficulties. Moreover, as stated 
before, the fabricated devices suffered from an incomplete filling of the gate holes. As a 
consequence the gating effect in the radial direction is not as good as could have been 
expected by simulation results. Therefore, due to these fabrication short comes, a complete 
validation of SGrFET functionality by making a comparison between the simulation results 
and the fabricated ones are not possible. In this section the fabricated SGrFET is compared 
with a MOSFET with the same dimensions and processed on the same SOI wafer. Figure 
 5-10 shows both transfer and output characteristics of MOSFET and SGrFET with their 
dimensions summarised in Table  5-1. 
 
Table  5-1: Device Dimensions for SGrFET and MOSFET 
Device LSD (µm) tox (nm) Lo (nm) Weff (nm) Liner (nm) W (nm) 
SGrFET 3 10 200 100 100 320 
SGrFET 3 10 400 100 100 520 
SGrFET 3 10 600 100 100 720 
MOSFET 3 10 - - - 320 
MOSFET 3 10 - - - 520 
MOSFET 3 10 - - - 720 
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(a) 
 
(b) 
Figure  5-10: (a) Transfer – VDS=-2V and (b) Output Characteristics – VGS=-2V of SGrFET 
and MOSFET.  
 
From the IV characteristics, there is not a remarkable difference between MOSFET and 
SGrFET DC characterization. This means that the thin FOX insulator in the fabricated 
devices increases the top gate impact over the channel and therefore gate cylinders do not 
participate as it was expected in the device switching. The only significant different in DC 
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parameter is DIBL. SGrFET shows considerably better DIBL due to the unique two-row 
structure of the device. This means that the gate row close to the drain side screens the drain 
side of the channel from the source area. Also an increase in Lo (or W) does not change the 
DIBL while it increases considerably by an increase in MOSFET width. Also there is a very 
slight improvement in ION/IOFF ratio in SGrFET against MOSFET. Table  5-2 shows some DC 
parameters extracted for the measured devices. 
 
Table  5-2: DC Parameter Extracted for MOSFET and SGrFET 
Device LSD (µm) Lo(nm) W(nm) Vth(V) S(mV/dec) DIBL(mV/V) ION/IOFF 
SGrFET 3 200 320 -0.75 371 33 5.11×102 
SGrFET 3 400 520 -0.75 456 33 5.18×102 
SGrFET 3 600 720 -0.8 439 33 5.36×102 
MOSFET 3 - 320 -0.8 372 33 4.34×102 
MOSFET 3 - 520 -0.8 358 66.7 4.7×102 
MOSFET 3 - 720 -1 396 166.7 5.45×102 
 
5.4.2 Influence of Gate Diameter on ON and OFF current 
 
It was shown previously in chapter 3, section 3.2.1 that ON and OFF currents can be 
improved by an increase in the gate diameter in SGrFETs without an increase in any other 
dimension of the device. This improvement is achieved as a result of a reduction in the carrier 
motion path from the source to the drain area by an increase in Lo. However, in the fabricated 
SGrFET, this comparison is not directly possible as there are no variations in Lo while the 
other geometrical parameters are kept fixed. The available devices dimensions are 
summarised in Table  5-3.  
 
 
Table  5-3: SGrFET Dimensions with Different Lo 
Device LSD (µm) tox (nm) Lo (nm) Weff (nm) Liner (nm) W (nm) 
SGrFET(a) 3 10 200 400 100 620 
SGrFET(b) 3 10 400 100 100 520 
SGrFET(c) 3 10 600 100 100 720 
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To investigate the influence of the gate diameter on the level of the current, the device with 
Lo = 200nm and W = 620 nm needs to be compared with a device with Lo > 200 nm and W = 
620 nm. As there is no device available amongst the fabricated devices obeying this 
condition, it is assumed that we can rescale the current-voltage characteristics of two other 
devices to the required device with Lo = 500 nm and W = 620 nm. We can measure devices 
SGrFET(b) and SGrFET(c) and rescale the results for the required device. As shown on 
Figure  5-11, a device with LSD = 3 µm, Lo = 500nm, Weff = 100 nm and Liner = 100 nm would 
have W = 620 nm (W = Lo + Weff + 2×tox) and their IV characteristic is limited between the 
IV characteristics of SGrFET (b) and SGrFET(c): 
2
)()( cSGrFETbSGrFET
estimateDS
II
I
+
=−  
Therefore it can be concluded that: 
)()( cSGrFETestimateSGrFETbSGrFET IVIVIV ≤≤ −  
The above estimation is based on the simulation results in chapter 3, session 3-2-1, that there 
is a linear increase in the level of the current by an increase in the gate diameter. And from 
the IV characteristics in Figure  5-11 the relationship between the ON and OFF current ratio 
is: 
)(5 aSGrFETestimateDS II ≅−  
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Figure  5-11: Transfer and Output Characteristics of SGrFET as a function of measured and 
calculated Lo.  
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5.4.3 One- and Two- rows gate SGrFET Analysis in 
Circuit 
Various attempts were taken in order to split the gate of the SGrFET to investigate the 
device’s double-gate performance using EBL. However, due to a lack in accuracy of the SEM 
stage movement, a precise alignment in the range of nanometres was not possible using in-
house facilities. Therefore the following experimental setup is arranged to investigate if a two 
gate-row SGrFET can be represented by two single gate-row SGrFETs. The circuit schematic 
is presented in Figure 5-12. The idea is that the source to drain distance of the FET in Figure 
5-12 is two times larger that each single FET1/FET2 while the other device dimensions are 
the same. Only two sets of devices are available to perform the above measurement. Table 5-
4 and Table 5-5 summarise the critical devices dimensions.   
 
 
 
 
 
 
 
Figure  5-12: (a) two single row SGrFETs (FET1 and FET2) in series connection (b) a double-
row SGrFET  (FET). 
In terms of DC device characteristics there is not any difference in device performance when 
a partial or full edge gate hole structure is used. Full device structures are used in the DC 
measurements of the devices with Lo = 800 nm as none of the partial devices with Lo = 
800nm were working.  
Table  5-4: single and double gate-row SGrFET dimensions for partial configuration 
Device LSD Lo Weff Liner 
FET 1/ FET 2 3um 1um 100nm - 
FET (case i) 6um 1um 100nm 100nm 
FET (case j) 6um 1um 100nm 400nm 
FET (case k) 6um 1um 100nm 1um 
 
Table  5-5: single and double gate-row SGrFET dimensions for full edge gate hole 
configuration 
Device LSD Lo Weff Liner 
FET 1/ FET 2 3um 800nm 100nm - 
FET (case i) 6um 800nm 100nm 100nm 
FET (case j) 6um 800nm 100nm 400nm 
FET (case k) 6um 800nm 100nm 1um 
G 
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As shown in Table  5-4 and Table  5-5, the source to drain distance of the two gate-row 
devices are double the single gate row in order to satisfy the comparison between the circuits 
shown in Figure 5-12 The gate diameters for all the devices are kept constant as well as their 
effective device widths.  The Liner parameter is not relevant in the one-gate-row devices while 
for the two-gate-row SGrFET with the same LSD different Liner values are available.  It was 
explained and shown by TaurusTM simulations in chapter 3, section 3.2.2 that the Linter value 
has a critical impact on the Miller capacitance and therefore device switching characteristic.  
Two identical single row FETs can be found on two adjacent dies on the wafer while each die 
have its own double gate row device. Figure  5-13 shows the experimental setup picture. In 
order to increase the accuracy in comparison between the IV characteristics extracted from 
the circuit and double-gate row devices, the IV characteristics related to the two-gate-row 
devices on two adjacent dies are measured and the mean value is calculated and then this 
mean value is compared with the IV characteristics measured from the circuit which connects 
the two single-gate row devices in the two adjacent dies. Figure  5-14 shows the output and 
transfer characteristics, respectively at VGS = -2 V and VDS (=VDD) = -2 V of the single-gate 
row (FET 1/2), double gate row (FET/ Case i/j/k) and circuit based (FET1 + FET2) SGrFETs. 
 
 
Figure  5-13: Experimental Setup of the circuit shown on figure Figure  5-1(a) 
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(c) 
 
(d) 
Figure  5-14: Output and Transfer characteristics of SGrFET for both single and double gate 
rows devices for (a,b) Lo = 800 nm – partial device configuration (c,d) Lo = 1 m – partial 
device configuration  
 
The measurement results from one die to another show that the one-gate-row devices with 
identical dimensions show different DC characteristics while the two-gate-row gate devices 
0.E+00
1.E-04
2.E-04
3.E-04
-6 -5 -4 -3 -2 -1 0
I D
S
(A
/u
m
)
VDS (V)
FET 1 + FET 2
FET 1 + 1 Row
0.E+00
2.E-05
4.E-05
6.E-05
8.E-05
1.E-04
-2.5 -2 -1.5 -1 -0.5 0
I D
S
(A
/u
m
)
VGS (V)
FET 1 + FET 2
FET 1 + 1 Row
FET 2 + 1 Row
195 
 
are more robust. Single-gate-row devices show a higher level of the ON current and lower 
threshold voltage value than that in two-gate-row devices irrespective of their gate cylinders 
diameters while two-gate-row devices shows a better OFF current and sub-threshold slope 
than single-gate rows. These facts also are confirmed through the 2D simulation of the FET 
1/2 and FET (Case i) with MediciTMon Figure  5-15. The MediciTM simulation results are not 
numerically comparable with the measurement results as the simulations are only 2-
dimensional and hence the impact of third dimension (silicon channel thickness) on the level 
of the ON and OFF current is ignored. Also the third dimension has a large impact on gate 
capacitance. However, in terms of device performance the simulation results are fairly 
consistence with the measurement results. Both DC measurement and analysis confirm that 
the level of the current in the 1-row gate devices is higher than that in 2-row gate devices. 
 
Figure  5-15: MediciTM Simulation of FET 1 / FET 2 and FET (Case i) for Lo= 1µm 
 
Variation in the Liner in the two-gate-row device does not change the device DC 
characteristics as it was expected and shown in the TaurusTM simulation in chapter 3. Also an 
increase in the gate diameter from 800nm to 1um results in a significant improvement in 
ION/IOFF as the simulation results were shown in the previous chapters.  
A comparison between the IV characteristics measured on the circuit and double gate FET 
devices shows that they are in a good agreement in terms of ON current while OFF current is 
better in the circuit based measurement with Lo = 1 µm. The sub-threshold slope is better in 
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the circuit based measurement than that in two-gate-row SGrFET. In terms of threshold 
voltage, FET 1+ FET 2 shows a slightly larger value than that in two- and one- gate row 
devices. Table  5-6 summarises some of the DC parameter extracted from single, double and 
circuit IV characteristics shown in Figure  5-14. 
 
Table  5-6: DC Parameter Extraction for devices with the dimensions summarised in Table 
 5-4 and Table  5-5 
Lo Device Vth S DIBL ION/IOFF 
800nm FET 1 -1.3 367 55 1.5x102 
FET 2 -0.1 365 50 1.9x102 
FET (Case i) -0.8 355 40 4.4x102 
FET 1+ FET 2 -0.4 320 48 4.6x103 
1m FET 1 -1.8 304.2 280 2.3x104 
FET 2 -0.8 326 80 2.5x103 
FET (Case i) -1 315 80 6.7x103 
FET 1+ FET 2 -0.8 309.1 120 8.6x103 
 
These results suggest that adding a unit cell by external connection does not degrade the 
overall circuit device performance in SGrFET. This fact is investigated through a 2D 
simulation using Medici. Figure  5-16 shows the transfer characteristic of two 1-row gate 
SGrFET in series connection with the similar device dimension as FET 1 and FET 2. The 
result shows an overall consistency in device and circuit performance. However, there is no 
similarity in terms of numerical comparison between the measured and simulated devices. 
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Figure  5-16: Simulation of FET 1/FET 2, FET i, FET 1+ FET 2, using circuit mode MediciTM 
Simulator. 
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5.5 Conclusion 
 
In this chapter the feasibility of defining circular shaped patterns for gate cylinders etching is 
studied using the in-house SEM equipped with an e-beam controller. The results of this study 
were limited to the SEM accuracy in terms of its stage movement and correlation between the 
controller and SEM. The study of the EBL based approach focused mainly on the definition 
of gate circles in PMMA. The EBL experiment led to circular shape patterns with different 
diameters and obtained feature sizes and pitch as small as 200 nm.  Also an experiment is 
carried out using chip alignment marks to study the alignment accuracy using the in-house 
facilities. The primary idea of using alignment marks was to study the feasibility of splitting 
the gate contact of two-gate-row device using the extra EBL step on the previously 
commercially fabricated SGrFETs. Only the chip alignment was used in this work, resulting 
in inaccurate alignment in the range of microns. The alignment can be improved using both 
global and chip alignment marks. RIE and DRIE hole etching was carried out confirming the 
problems observed in the commercial device fabrication process and indicating a need for 
etch optimisation. 
The commercially fabricated devices were analysed via electrical DC measurements. Two of 
the device characteristics which were simulated before in chapter 3 are investigated. The top 
gate impact on the SGrFET DC characteristic is studied by benchmarking the SGrFET and 
MOSFET device. The difference between the compared devices was only limited to the gate 
cylinders definition where the gating action in MOSFET is just limited to the top gate 
whereas in SGrFET, the gating action is produced by top gate plus the gate cylinders. It was 
shown, as was expected from simulations, that the SGrFET turns off the device better than 
MOSFET. 
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6 Conclusion and Future work  
 
6.1 Conclusion 
 
A field effect transistor with a new gate configuration – the Screen-Grid FET (SGrFET) – 
has been introduced as a novel multi-gate electric field controlled transistor. The SGrFET 
addresses some of the acute problems introduced by down scaling the conventional 
MOSFET. The double cylindrical gate structure offers good control over the carrier density 
and motion in the channel.  
The main aim of this research is to study the increased functionality and performance 
offered by the multi-gate structure and its associated multi-geometrical parameter base. 
Research is in particular aimed at evaluating the SGrFET’s digital circuit performance. This 
performance is benchmarked against current FET technology. The multi-gate structure of the 
SGrFET allows for unique behavioural characteristics of an independent-gate device and 
offers more than a two-gate contact on a single unit cell to increase the number of gate per 
device. The gate structure of the SGrFET offers excellent possibilities for mixed signal 
circuits, reducing the number of required transistors and thus increasing packing density 
while maintaining good device performance. The multi-geometrical parameter base of the 
SGrFET makes it a suitable candidate for improving device performance by altering a 
combination of different geometrical parameters to optimise the device functionality both in 
terms of speed and power consumption for single devices and circuits.  
The analysis has been done by using commercial fabrication, device and circuit modelling 
software from Synopsis. In this work both 2D and 3D TCAD device simulators have been 
used to evaluate the SGrFET functionality. Detailed information on the relevant equations 
and physical models used in the device simulation were discussed. The result of the 
comparison between 2D and 3D simulations shows that although the numerical results of the 
2D and 3D simulations are not exactly the same, the improvement in device performance is 
consistence. It has also been explained that in 2D simulations a direct comparison between 
the extracted parameters in MOSFETs with the ones from finFETs and SGrFETs is not 
possible due to the different cross section taken. Therefore in this thesis most of the circuits 
are based on the 2D comparisons are between finFETs and SGrFETs.  
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Following the conventional MOSFET and double-gate finFET small signal equivalent 
circuits, an equivalent circuit is proposed for a unit cell of the SGrFET with independently 
driven gate contacts. The aim was to introduce a small signal model to picture the SGrFET as 
a multi-gate device for future circuit simulations. A methodology has been introduced to 
compare the small signal components extracted directly from TaurusTM to the ones calculated 
using Y-parameters and the proposed equivalent circuit. The validity of the proposed method 
is tested by evaluating the small signal equivalent circuit of the MOSFET and independently 
driven double-gate finFET. The proposed equivalent circuit for an independently driven 
SGrFET provides a relatively good match between the small signal component and Y-
parameters. The relationship between small signal component of the independent driven gate 
SGrFET and a single gate device are defined and evaluated. 
Using TaurusTM simulations, the multi-geometrical parameter base of the SGrFET was 
studied. These geometrical parameters have a direct influence on the device switching 
characteristics in logic circuits. In the previous research on SGrFETs, the device was used 
only in a symmetric configuration. In this research, single gate asymmetrical structures are 
studied based on the variation of the gate cylinder diameter (Lo), gate oxide thickness (tox) 
and the drain side gate row distance from the drain (LGD) area. By making an increase in tox or 
LGD or a reduction in Lo, gate-drain capacitance is reduced. Therefore, LGD was increased in 
the asymmetric structure to improve the Miller capacitance. This improvement manifests 
itself in decreased switching delays (tr+tf
21 decreased by 20%). The gate cylinder diameter is 
an extra geometrical parameter in the proposed device which does not have any equivalent in 
finFETs or MOSFETs. An increase in gate cylinder diameter leads to a considerable 
improvement in ION/IOFF ratio from 4.2×10
3for Lo=20nm to 2.7×10
7 for Lo=60nm. These 
results show that the complexity of the SGrFET structure is balanced by the gain in 
electrostatic stability of the device. 
To make a good evaluation on the device characteristic and performance as a function of 
these geometrical parameters, the SGrFET is compared with a double-gate finFET. Both 
single and double gate SGrFET characteristics are studied. The comparisons between 
SGrFET and finFET, served double gate device, bring to the light the main differences 
between SGrFET and finFET.  In terms of double gate functionality, SGrFET can be served 
in two different configurations, CAL22 and CAW23. DC analysis is carried out for both 
                                                 
21 tr+tf = rise time+ fall time 
22 Connected along the length 
23 Connected across the width 
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configurations. CAW device shows a better DC parameter than that in CAL device 
configuration in terms of lower sub-threshold slope and higher ION/OFF ratio. Also it was 
shown that in CAW configuration perform better when the drain side gate row is kept 
constant while the source side gate row swings. the better performance of CAW double gate 
when the drains side gate row is kept constant is described based on fundamental idea of the 
SGrFET design which is based on screening the source from the drain. Also double-gate 
finFET is studied in two different configuration, 2-gate finFET and 4-gate finFET. The 2-gate 
finFET is similar to the conventional double-gate finFET and 4-gate finFET is based in the 
SGrFET four independent gate cylinders structure. The main purpose of introducing 4-gate 
finFET was to study the main differences between gate contact geometrical structure of 
finFET and SGrFET. The 4-gate finFET geometrically is similar to SGrFET but with planner 
gate contact whereas SGrFET has a circular gate structure. This circular geometry of gate 
contact in SGrFET improve its controllability over the channel between two gate rows while 
in 4-gate finFET, the channel area between the two rows are not controlled by gate. 
The multi-geometrical parameter base of the SGrFET is then used to improve the SGrFET’s 
performance in digital circuits and increase the overall switching speed and at the same time 
reduce power dissipation. The digital characteristics of the SGrFET are studied by looking at 
some key figures of merit such as rise/fall time, overshoot, undershoot, ON/OFF currents, 
noise margin and power dissipation. These parameters are calculated for a CMOS circuit 
using finFETs and SGrFETs and then compared. The comparison shows that the multi-
geometrical characteristics of the SGrFET can be used to optimise the device performance 
and at the same time improve its functionality with respect to a finFET with similar 
dimensions. The SGrFET’s unique gate diameter is used to reduce the short circuit current 
and thus power dissipation in the CMOS circuit. Double gate SGrFET in CAW configuration 
and conventional double gate finFET were used in CMOS circuit to obtain a CMOS with 
controlled switching voltage. In the tuneable CMOS circuit the output characteristic of the 
CMOS shift depends on the applied bias on the control gate.   The results show that in the 
double-gated SGrFET inverter circuit for each 0.5mV increase in the constant gate voltage 
the output transfer characteristic shifts around 0.5mV towards negative values, however the 
double-gated finFET inverter does not show such a consistent shift in the output voltage 
characteristic as a function of constant gate voltage. Also complete switching between ON 
and OFF values is achieved in the output transfer characteristic of the double-gated SGrFET 
with larger values in noise margin compared to the double-gated finFET configuration.   The 
multi-gate functionality of the SGrFET was studied by simulating a NAND, NOR, and XOR. 
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The XOR circuit can be implemented with only two SGrFETs while four finFETs are 
required. Also the XOR circuit is 60% faster in terms of rise and fall time values than that 
with finFET. Advantage of an increase in the number of unit cell is exploited in a novel 
tuneable current mirror circuit in addition to use the double-gate functionality of SGrFET.  
In order to evaluate the simulation results experimentally, the “old” first batch of SGrFETs 
was used. An e-beam approach was investigated to be able to split the gate rows of the 
SGrFETs. Due to instabilities of the SEM-based e-beam system this could not be carried out 
on the required nanometer scale. However this research has indicated that the etch process for 
the gate needs optimisation to prevent polymer re-deposition and rough sidewalls. 
Since the fabricated SGrFETs have a top gate of 10 nm SiO2 + 50 nm Si3N4 the impact of 
a top gate on the device switching is studied via simulations as from the DC measurement 
results, there is not a large difference between MOSFET and SGrFET. A comparison is made 
between a MOSFET, an SGrFET with only gate cylinders and an SGrFET with top gate and 
gate cylinders. It was demonstrated that the SGrFET with only the gate cylinders can switch 
the channel ON and OFF faster than the MOSFET. Because, for the top gate to turn off the 
SGrFET completely as a result of the depletion region extension from the top into the 
channel, the depletion region (Wdepl) width should be equal to the body thickness. Otherwise 
the device acts as a PD-SOI rather than a FD-SOI device. However, the cylindrical gates 
pinch the channel off by 2Wdepl in both the vertical and horizontal direction. This means that 
gate cylinders turn off the SGrFET device much faster than top gate cylinder. 
Since the split-gate circuit could not be made, an analogous experiment was carried out. A 
circuit configuration is assembled using two one-gate-row SGrFETs in series and compared 
to a two-gate-row SGrFET. The results show that the series connection of the two one-gate-
row devices is very similar to the two-gate-row devices in terms of ION/IOFF, whereas the two-
row-gate device shows better DIBL values. This means that the series connection of two 
single gate-row devices can not represent a double gate-row device completely. This fact is 
used to justify the superior performance of the SGrFET experimentally.  
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6.2 Future work 
 
6.2.1 Fabrication Optimisation 
 
Following the quite extensive simulations of the digital performance of the SGrFET it is 
clear that its unique structure leads it to outperform the traditional MOSFET, including the 
finFET. In order to establish a more robust commercialisation base, the fabrication issues 
need to be investigated in more depth. The main fabrication challenges are the control over 
the cylindrical gate oxide side wall quality and thickness because the gate oxide quality has a 
tremendous impact on gate leakage current and therefore, power dissipation. This 
investigation can be done using Transmission Electron Microscope (TEM). The quality of 
gate oxide in the side walls can be improved by optimising the Deep Reactive Ion Etching 
(DRIE) recipe to obtain smooth, vertical side walls. Sacrificial oxidation and anneal 
processes can be employed to smoothen and passivate the side walls. Filling of the cylindrical 
gate holes is another issue in SGrFET fabrication process. This filling can be improved by 
using CVD processes. A fabrication approach needs to be investigated in order to allow for a 
more self-aligned process to reduce the access resistance.  
6.2.2 Circuit Characteristics 
 
Following the work of process optimisation, device measurement and characterisation 
and then circuit verification will be required. Further electrical characterisation including RF 
measurements will provide useful information on the high frequency characteristics of the 
SGrFETs. Some simple logic gates, as those that are simulated using circuit simulator, should 
be investigated and measured.  
6.2.3 The SGrFET in novel applications 
 
One of the challenges in any novel FET structure is that industry is reluctant to introduce 
new geometries and non-CMOS compatible processes. This can be seen clearly in the finFET 
research that was first fully supported by Intel but now has reached a stage where it is 
cheaper to further downscale the planar MOSFET than to solve the remaining problems with 
finFET fabrication. As a consequence, in order to commercialise the SGrFET an application 
not controlled by CMOS must be sought. One possible application is the use of the SGrFET 
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as an active coulter counter. The gate holes would let particles through and the passage of a 
particle would generate a field effect measured in the FET [77].  
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